



## TE0808 TRM

Revision v.50

Exported on 2024-09-24

Online version of this document:

<https://wiki.trenz-electronic.de/display/PD/TE0808+TRM>

# 1 Table of Contents

---

|      |                                                |    |
|------|------------------------------------------------|----|
| 1    | Table of Contents .....                        | 2  |
| 2    | Table of Figures .....                         | 3  |
| 3    | Table of Tables .....                          | 4  |
| 4    | Overview .....                                 | 5  |
| 4.1  | Key Features .....                             | 5  |
| 4.2  | Block Diagram .....                            | 6  |
| 4.3  | Main Components .....                          | 7  |
| 4.4  | Initial Delivery State .....                   | 8  |
| 5    | Signals, Interfaces and Pins .....             | 9  |
| 5.1  | Connectors .....                               | 9  |
| 5.2  | Test Points .....                              | 10 |
| 6    | On-board Peripherals .....                     | 12 |
| 7    | Configuration and System Control Signals ..... | 13 |
| 8    | Power and Power-On Sequence .....              | 16 |
| 8.1  | Power Rails .....                              | 16 |
| 8.2  | Recommended Power up Sequencing .....          | 17 |
| 9    | Board to Board Connectors .....                | 22 |
| 9.1  | Features .....                                 | 22 |
| 9.2  | Connector Stacking height .....                | 22 |
| 9.3  | Current Rating .....                           | 23 |
| 9.4  | Connector Speed Ratings .....                  | 23 |
| 10   | Technical Specifications .....                 | 24 |
| 10.1 | Absolute Maximum Ratings *) .....              | 24 |
| 10.2 | Recommended Operating Conditions .....         | 25 |
| 10.3 | Physical Dimensions .....                      | 26 |
| 11   | Currently Offered Variants .....               | 27 |
| 12   | Revision History .....                         | 28 |
| 12.1 | Hardware Revision History .....                | 28 |
| 12.2 | Document Change History .....                  | 30 |
| 13   | Disclaimer .....                               | 33 |
| 13.1 | Data Privacy .....                             | 33 |
| 13.2 | Document Warranty .....                        | 33 |
| 13.3 | Limitation of Liability .....                  | 33 |
| 13.4 | Copyright Notice .....                         | 33 |
| 13.5 | Technology Licenses .....                      | 33 |
| 13.6 | Environmental Protection .....                 | 33 |
| 13.7 | REACH, RoHS and WEEE .....                     | 34 |

## 2 Table of Figures

---

|                                                |    |
|------------------------------------------------|----|
| Figure 1: TE0808 block diagram .....           | 6  |
| Figure 2: TE0808 main components .....         | 7  |
| Figure 3: Physical Dimension .....             | 26 |
| Figure 4: Board hardware revision number. .... | 28 |

### 3 Table of Tables

---

|                                                                             |    |
|-----------------------------------------------------------------------------|----|
| Table 1: Initial delivery state of programmable devices on the module ..... | 8  |
| Table 2: Board Connectors .....                                             | 9  |
| Table 3: Test Points Information .....                                      | 10 |
| Table 4: On board peripherals .....                                         | 12 |
| Table 5: Controller signal .....                                            | 13 |
| Table 6: Module power rails .....                                           | 16 |
| Table 7: Baseboard Design Hints .....                                       | 17 |
| Table 8: Connectors. ....                                                   | 22 |
| Table 9: Speed rating. ....                                                 | 23 |
| Table 10: Absolute maximum ratings .....                                    | 24 |
| Table 11: Recommended operating conditions. ....                            | 25 |
| Table 12: Trenz Electronic Shop Overview .....                              | 27 |
| Table 13: Hardware Revision History .....                                   | 29 |
| Table 14: Document change history. ....                                     | 30 |

## 4 Overview

---

The Trenz Electronic TE0808 is an industrial grade MPSoC SOM integrating an AMD Zynq UltraScale+ MPSoC, DDR4 SDRAM with 64-Bit width data bus connection, SPI Boot Flash memory for configuration and operation, transceivers and powerful switch-mode power supplies for all on-board voltages. A large number of configurable I/Os is provided via rugged high-speed stacking connections in a compact 5.2 cm x 7.6 cm form factor.

Refer to <http://trenz.org/te0808-info> for the current online version of this manual and other available documentation.

### 4.1 Key Features

---

- **SoC**
  - Device: ZU6 / ZU9 / ZU15 <sup>1) 2)</sup>
  - Engine: CG / EG <sup>1)</sup>
  - Speedgrade: -1 / -2 <sup>1)</sup>
  - Temperature Range: Extended / Industrial <sup>1)</sup>
  - Package: FFVC900
- **RAM/Storage**
  - 4 GByte DDR4 SDRAM <sup>3)</sup>
  - 2 x 64 MByte Serial Flash <sup>4)</sup>
  - EEPROM with MAC address
- **On Board**
  - Oscillator
- **Interface**
  - 4 x B2B Connector (ST5)
    - up to 204 PL IO
      - HP: 156
      - HD: 48
    - up to 65 PS MIO
    - 4 GTR
    - 16 GTH
    - I2C, JTAG, CONFIG
- **Power**
  - 3.3 V power supply via B2B Connector needed <sup>5)</sup>.
- **Dimension**
  - 76 mm x 52 mm
- **Notes**
  - <sup>1)</sup> Please, take care of the possible assembly options. Furthermore, check whether the power supply is powerful enough for your FPGA design.
  - <sup>2)</sup> without PCIe Core on PL, see XMP104
  - <sup>3)</sup> Up to 8 GByte are possible with a maximum bandwidth of 2400 MBit/s.
  - <sup>4)</sup> Please, take care of the possible assembly options.
  - <sup>5)</sup> Dependent on the assembly option a higher input voltage may be possible

## 4.2 Block Diagram





Figure 1: TE0808 block diagram

## 4.3 Main Components



**Figure 2: TE0808 main components**

1. SoC, U1
2. DDR4, U2, U3, U9, U12
3. Quad SPI Flash, U7, U17
4. Connector, J1, J2, J3, J4
5. EEPROM, U4
6. Clock Generator, U5
7. Oscillator, U25, U32
8. Done LED D1

## 4.4 Initial Delivery State

| Storage device name          | Content                                               | Notes |
|------------------------------|-------------------------------------------------------|-------|
| DDR4 SDRAM                   | not programmed                                        |       |
| Quad SPI Flash               | not programmed                                        |       |
| EEPROM                       | not programmed besides factory programmed MAC address |       |
| Programmable Clock Generator | not programmed                                        |       |

**Table 1: Initial delivery state of programmable devices on the module**

## 5 Signals, Interfaces and Pins

### 5.1 Connectors

| Connector Type | Designator | Interface         | IO CNT           | Notes       |
|----------------|------------|-------------------|------------------|-------------|
| B2B            | JM1        | MGT PL            | 12 x MGT (RX/TX) |             |
| B2B            | JM1        | HP                | 52 SE / 24 DIFF  |             |
| B2B            | JM2        | MGT PS            | 2 x MGT CLK      |             |
| B2B            | JM2        | CLK               | 4 x DIFF CLK     | PLL         |
| B2B            | JM2        | MGT PL            | 4 x MGT (RX/TX)  |             |
| B2B            | JM2        | MGT PS            | 4 x MGT (RX/TX)  |             |
| B2B            | JM2        | CFG <sup>1)</sup> | 1 x JTAG         |             |
| B2B            | JM2        | CFG <sup>1)</sup> | 4 x MODE         |             |
| B2B            | JM2        | CFG <sup>1)</sup> | 1 x I2C          | PLL, EEPROM |
| B2B            | JM2        | CFG <sup>1)</sup> | 34 CTRL/Status   |             |
| B2B            | JM3        | HD                | 48 SE / 24 DIFF  |             |
| B2B            | JM3        | MGT PL            | 3 x MGT CLK      |             |
| B2B            | JM3        | CLK               | DIFF CLK         | PLL         |
| B2B            | JM3        | MIO               | 65 PS GPIO       |             |
| B2B            | JM4        | HP                | 104 SE / 48 DIFF |             |

**Table 2: Board Connectors**

<sup>1)</sup> see [Configuration and System Control Signals](#) (see page 13)

## 5.2 Test Points

| Test Point | Signal      | Notes                             |
|------------|-------------|-----------------------------------|
| TP1        | PLL_SCL     | pulled-up to PS_1V8               |
| TP2        | PLL_SDA     | pulled-up to PS_1V8               |
| TP3        | LP_DCDC     |                                   |
| TP4        | DCDCIN      |                                   |
| TP5        | GND         |                                   |
| TP6        | TCK         |                                   |
| TP7        | PL_DCIN     |                                   |
| TP8        | GND         |                                   |
| TP9        | GT_DCDC     |                                   |
| TP10       | GND         |                                   |
| TP11       | TDI         |                                   |
| TP12       | TDO         |                                   |
| TP13       | TMS         |                                   |
| TP14       | PS_1V8      |                                   |
| TP15       | No Net Name | REF3312AIDCKT (U33) ouput voltage |
| TP16       | FP_0V85     |                                   |
| TP17       | DDR_2V5     |                                   |
| TP18       | DDR_PLL     |                                   |

| Test Point | Signal    | Notes               |
|------------|-----------|---------------------|
| TP19       | PL_VCCINT |                     |
| TP20       | AUX_R     |                     |
| TP21       | AVTT_R    |                     |
| TP22       | AUX_L     |                     |
| TP24       | AVCC_R    |                     |
| TP26       | AVTT_L    |                     |
| TP28       | AVCC_L    |                     |
| TP30       | PS_PLL    |                     |
| TP31       | PS_AVTT   |                     |
| TP32       | LP_0V85   |                     |
| TP33       | PS_AUX    |                     |
| TP34       | PS_AVCC   |                     |
| TP36       | POR_B     | pulled-up to PS_1V8 |

**Table 3: Test Points Information**

## 6 On-board Peripherals

| Chip/Interface  | Designator      | Connected To           | Notes         |
|-----------------|-----------------|------------------------|---------------|
| DDR4 SDRAM      | U2, U3, U9, U12 | SoC - PS               |               |
| Quad SPI Flash  | U7, U17         | SoC - PS               | Booting.      |
| EEPROM          | U4              | B2B - J2               |               |
| Clock Generator | U5              | B2B - J2<br>SoC, - MGT |               |
| Oscillator      | U25             | Clock Generator        | 25 MHz        |
| Oscillator      | U32             | SoC - PS               | 33.333333 MHz |

**Table 4: On board peripherals**

## 7 Configuration and System Control Signals

| Connector+Pin | Signal Name          | Direction <sup>1)</sup> | Description                           |
|---------------|----------------------|-------------------------|---------------------------------------|
| JM2-77        | EN_PLL_PWR           | IN                      | Enable PLL power supply.              |
| JM2-79        | EN_GT_L              | IN                      | Enable left GTH transceiver power-up. |
| JM2-80        | PG_PLL_1V8           | OUT                     | SI_PLL_1V8 power rail powered-up.     |
| JM2-81        | PLL_FINC             | IN                      | PLL Frequency incrementation.         |
| JM2-82        | PG_PSGT              | OUT                     | GTR transceivers powered-up.          |
| JM2-83        | MR                   | IN                      | Manual reset.                         |
| JM2-84        | EN_PSGT              | IN                      | Enable GTR transceiver power-up.      |
| JM2-85        | PLL_LOL <sub>n</sub> | OUT                     | Loss of lock status.                  |
| JM2-86        | ERR_STATUS           | OUT                     | PS error status <sup>2)</sup> .       |
| JM2-87        | PLL_SEL1             | IN                      | PLL clock selection.                  |
| JM2-88        | ERR_OUT              | OUT                     | PS error indication <sup>2)</sup> .   |
| JM2-89        | PLL_RST              | IN                      | PLL reset.                            |
| JM2-90        | PLL_SCL              | IN                      | I2C clock. Pulled up to PS_1V8.       |
| JM2-91        | PG_GT_R              | OUT                     | Right GTH Transceivers powered-up.    |
| JM2-92        | PLL_SDA              | IN/<br>OUT              | I2C data. Pulled up to PS_1V8.        |

| Connector+Pin                                  | Signal Name | Direction <sup>1)</sup> | Description                                                                                                                                                                                                                                  |
|------------------------------------------------|-------------|-------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| JM2-93                                         | PLL_SELO    | IN                      | PLL clock selection.                                                                                                                                                                                                                         |
| JM2-94                                         | PLL_FDEC    | IN                      | PLL Frequency decrementation.                                                                                                                                                                                                                |
| JM2-95                                         | EN_GT_R     | IN                      | Enable right GTH transceiver power-up.                                                                                                                                                                                                       |
| JM2-96                                         | SRST_B      | IN                      | System reset <sup>2)</sup> . Pulled-up to PS_1V8.                                                                                                                                                                                            |
| JM2-97                                         | PG_GT_L     | OUT                     | Left GTH Transceivers powered-up.                                                                                                                                                                                                            |
| JM2-98                                         | INIT_B      | IN/<br>OUT              | Initialization completion indicator after POR <sup>2)</sup> . Pulled-up to PS_1V8.                                                                                                                                                           |
| JM2-100                                        | PROG_B      | IN/<br>OUT              | Power-on reset <sup>2)</sup> . Pulled-up to PS_1V8.                                                                                                                                                                                          |
| JM2-101                                        | EN_PL       | IN                      | Enable programable logic power-up.                                                                                                                                                                                                           |
| JM2-102                                        | EN_FPD      | IN                      | Enable full-power domain power-up.                                                                                                                                                                                                           |
| JM2-103 /<br>JM2-105 /<br>JM2-107 /<br>JM2-109 | MODE3..0    | IN                      | Boot mode selection <sup>2)</sup> : <ul style="list-style-type: none"> <li>• JTAG</li> <li>• QUAD-SPI (32 Bit)</li> <li>• SD1 (2.0)</li> <li>• eMMC (1.8 V)</li> <li>• SD1 LS (3.0)</li> </ul> Supported Modes depends also on used Carrier. |
| JM2-104                                        | PG_PL       | OUT                     | Programmable logic powered-up. Pulled-up to PL_DCIN.                                                                                                                                                                                         |
| JM2-106                                        | LP_GOOD     | OUT                     | Low-power domain powered-up. Pulled up to LP_DCDC.                                                                                                                                                                                           |
| JM2-108                                        | EN_LPD      | IN                      | Enable low-power domain power-up.                                                                                                                                                                                                            |

| Connector+Pin                         | Signal Name           | Direction <sup>1)</sup> | Description                                                                   |
|---------------------------------------|-----------------------|-------------------------|-------------------------------------------------------------------------------|
| JM2-110                               | PG_FPD                | OUT                     | Full-power domain powered-up. Pulled-up to DCDCIN.                            |
| JM2-112                               | EN_DDR                | IN                      | Enable DDR power-up.                                                          |
| JM2-114                               | PG_DDR                | OUT                     | DDR power supply powered-up. Pulled-up to DCDCIN.                             |
| JM2-116                               | DONE                  | OUT                     | PS done signal <sup>2)</sup> . Pulled-up to PS_1V8.                           |
| JM2-119 / JM2-121                     | DX_P / DX_N           | -                       | SoC temperatur sensing diode pins <sup>2)</sup> .                             |
| JM2-120 / JM2-122 / JM2-124 / JM2-126 | TCK / TDI / TDO / TMS | Signal-dependent        | JTAG configuration and debugging interface.<br>JTAG reference voltage: PS_1V8 |
| JM2-125                               | PSBATT                | IN                      | PS RTC Battery supply voltage <sup>2)</sup> <sup>3)</sup> .                   |
| JM2-127                               | PUDC_B                | IN                      | Configuration pull-ups setting <sup>2)</sup> . Pulled-up to PL_1V8.           |

**Table 5: Controller signal.**
<sup>1)</sup> Direction:

- IN: Input from the point of view of this board.
- OUT: Output from the point of view of this board.

<sup>2)</sup> See UG1085 for additional information.

<sup>3)</sup> See [Recommended Operating Conditions](#) (see page 25).

## 8 Power and Power-On Sequence

### 8.1 Power Rails

| Power Rail Name/<br>Schematic Name | Connector + Pin                                                                        | Direction <sup>1)</sup> | Notes |
|------------------------------------|----------------------------------------------------------------------------------------|-------------------------|-------|
| VCCO_66                            | JM1-90 / JM1-120                                                                       | IN                      |       |
| VREF_66                            | JM1-108                                                                                | IN                      |       |
| PL_1V8                             | JM1-91 / JM1-121                                                                       | OUT                     |       |
| PL_DCIN                            | JM1-151 / JM1-153 /<br>JM1-155 / JM1-157 /<br>JM1-159                                  | IN                      |       |
| LP_DCDC                            | JM2-138 / JM2-140 /<br>JM2-142 / JM2-144                                               | IN                      |       |
| DCDCIN                             | JM2-153 / JM2-154 /<br>JM2-155 / JM2-156 /<br>JM2-157 / JM2-158 /<br>JM2-159 / JM2-160 | IN                      |       |
| PS_1V8                             | JM2-99 / JM3-147 /<br>JM3-148                                                          | OUT                     |       |
| PS_BATT                            | JM2-125                                                                                | IN                      |       |
| DDR_1V2                            | JM2-135                                                                                | OUT                     |       |
| VCCO_48                            | JM3-15 / JM3-16                                                                        | IN                      |       |
| VCCO_47                            | JM3-43 / JM3-44                                                                        | IN                      |       |
| PLL_3V3                            | JM3-152                                                                                | IN                      |       |
| SI_PLL_1V8                         | JM3-151                                                                                | OUT                     |       |

| Power Rail Name/<br>Schematic Name | Connector + Pin                          | Direction <sup>1)</sup> | Notes |
|------------------------------------|------------------------------------------|-------------------------|-------|
| GT_DCDC                            | JM3-157 / JM3-158 /<br>JM3-159 / JM3-160 | IN                      |       |
| VCCO_64                            | JM4-58 / JM4-106                         | IN                      |       |
| VREF_64                            | JM4-88                                   | IN                      |       |
| VCCO_65                            | JM4-69 / JM4-105                         | IN                      |       |
| VREF_65                            | JM4-15                                   | IN                      |       |

**Table 6: Module power rails.**
<sup>1)</sup> Direction:

- IN: Input from the point of view of this board.
- OUT: Output from the point of view of this board.

## 8.2 Recommended Power up Sequencing

The power up sequencing highly depends on the use case. In general, it should be possible to enable/disable the processing system (PS) / programmable logic (PL) independently. Furthermore, within the processing logic it should be possible to enable/disable only low-power domain and/or low-power and full-power domain. Additionally, usage of GTR for PS side and GTH for PL side should be possible. GTH transceivers on left and right side are usable independently. Because of this flexibility the needed parts of the following table needs to be selected individually. For detailed information take a look into schematics. **Attention: PL usage is not completely independent of PS side. For PL usage it is necessary to enable PS low-power domain.**

| Sequence        | Net name | Recommended Voltage Range | Pull-up/down | Description                 | Notes                                                                       |
|-----------------|----------|---------------------------|--------------|-----------------------------|-----------------------------------------------------------------------------|
| 0               | -        | -                         | -            | Configuration signal setup. | See <a href="#">Configuration and System Control Signals</a> (see page 13). |
| 1 <sup>1)</sup> | PSBATT   | 1.2 V ... 1.5 V           | -            | Battery connection.         | Battery Power Domain usage. When not used, tie to GND.                      |

| Sequence | Net name                | Recommended Voltage Range         | Pull-up/down                | Description                                         | Notes                                                                                                                              |
|----------|-------------------------|-----------------------------------|-----------------------------|-----------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------|
| 2        | Processing System (PS): |                                   |                             | Procedure for PS starting.                          |                                                                                                                                    |
| 2.1      | Low-power domain:       |                                   |                             | Bring-up for low-power domain PS.                   |                                                                                                                                    |
| 2.1.1    | LP_DCDC                 | 3.3 V ( $\pm 5\%$ ) <sup>2)</sup> | -                           | Low-power domain power supply.                      | Main module power supply for low-power domain. 5.5 A recommended. Power consumption depends mainly on design and cooling solution. |
| 2.1.2    | EN_LPD                  | -                                 | -                           | Low-power domain power enable.                      |                                                                                                                                    |
| 2.1.3    | LP_GOOD                 | -                                 | PU <sup>3)</sup> , LP_DC DC | Low-power domain power good status.                 | Module power-on sequencing for low-power domain finished.                                                                          |
| 2.2      | Full-power domain:      |                                   |                             | Bring-up for full-power domain PS.                  | Full-power PS domain needs powered low-power PS domain.                                                                            |
| 2.2.1    | DCDCIN                  | 3.3 V ( $\pm 5\%$ ) <sup>2)</sup> |                             | Full-power domain and GTR transceiver power supply. | Main module power supply for full-power domain. 7 A recommended. Power consumption depends mainly on design and cooling solution.  |

| Sequence | Net name                | Recommended Voltage Range         | Pull-up/down              | Description                             | Notes                                                                                                                               |
|----------|-------------------------|-----------------------------------|---------------------------|-----------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------|
| 2.2.2    | EN_FPD                  | DCDCIN                            | -                         | Full-power domain power enable.         |                                                                                                                                     |
| 2.2.3    | PG_FPD                  | -                                 | PU <sup>3)</sup> , DCDCIN | Full-power domain power good status.    | Module power-on sequencing for full-power domain finished.                                                                          |
| 2.2.4    | EN_DDR                  | DCDCIN                            | -                         | DDR memory power enable.                |                                                                                                                                     |
| 2.2.5    | PG_DDR                  | -                                 | PU <sup>3)</sup> , DCDCIN | DDR memory power good status.           | Module power-on sequencing for DDR memory finished.                                                                                 |
| 2.3      | GTR Transceiver         |                                   |                           | Procedure for GTR transceiver starting. | PS transceiver usage needs powered PS (low- and full-power domain).                                                                 |
| 2.3.1    | EN_PSGT                 | DCDCIN                            | -                         | GTR transceiver power enable.           |                                                                                                                                     |
| 2.3.2    | PG_PSGT                 | -                                 | -                         | GTR transceiver power good status.      | Module power-on sequencing for GTR transceiver finished.                                                                            |
| 2        | Programmable Logic (PL) |                                   |                           | Procedure for PL starting.              | PL usage needs powered PS low-power domain.                                                                                         |
| 2.1      | PL_DCIN                 | 3.3 V ( $\pm 5\%$ ) <sup>2)</sup> | -                         | Programmable logic power supply.        | Main module power supply for programmable logic. 12 A recommended. Power consumption depends mainly on design and cooling solution. |

| Sequence          | Net name                                                                | Recommended Voltage Range        | Pull-up/down                      | Description                                   | Notes                                                                                                                           |
|-------------------|-------------------------------------------------------------------------|----------------------------------|-----------------------------------|-----------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------|
| 2.2               | EN_PL                                                                   | -                                | PU <sup>3)</sup> ,<br>PL_DCI<br>N | Programmable logic power enable.              |                                                                                                                                 |
| 2.3               | PG_PL                                                                   | -                                | PU <sup>3)</sup> ,<br>PL_DCI<br>N | Programmable logic power good status.         | Module power-on sequencing for programmable logic finished. Periphery and variable bank voltages can be enabled on carrier.     |
| 2.4               | VCCO_47<br>/<br>VCCO_48<br>/<br>VCCO_64<br>/<br>VCCO_65<br>/<br>VCCO_66 | 4)                               | -                                 | Module bank voltages.                         | Enable bank voltages after PG_PL deassertion.                                                                                   |
| 3                 | GTH / GTY Transceiver                                                   |                                  |                                   | Procedure for GTH / GTY transceiver starting. | PL transceiver usage needs powered PL and low-power PS domain.                                                                  |
| 3.1               | GT_DCDC                                                                 | 3.3 V ( $\pm$ 5 %) <sup>2)</sup> | -                                 | GTH transceiver power supply.                 | Main module power supply for GTH transceiver. 5 A recommended. Power consumption depends mainly on design and cooling solution. |
| 3.2 <sup>1)</sup> | EN_PLL_PWR                                                              | -                                | -                                 | PLL power enable.                             |                                                                                                                                 |

| Sequence          | Net name          | Recommended Voltage Range | Pull-up/down | Description                                      | Notes                                                          |
|-------------------|-------------------|---------------------------|--------------|--------------------------------------------------|----------------------------------------------------------------|
| 3.2 <sup>1)</sup> | PG_PLL_1V8        | -                         | -            | PLL power good status.                           |                                                                |
| 3.2 <sup>1)</sup> | PLL_3V3           | 3.3 V ( $\pm$ 5 %)        |              | PLL power supply                                 |                                                                |
| 3.3               | EN_GT_L / EN_GT_R | GT_DC DC                  | -            | GTH / GTY left / right transceiver power enable. | Transceivers on left / right side can be used independently.   |
| 3.4               | PG_GT_L / PG_GT_R | -                         | -            | GTH / GTY transceiver power good status.         |                                                                |
| 4                 | MR                |                           |              | Manual Reset                                     | Low active release after all needed power domains are enabled. |

**Table 7: Baseboard Design Hints**
<sup>1)</sup> Optional

<sup>2)</sup> Dependent on the assembly option a higher input voltage may be possible.

<sup>3)</sup> On module

<sup>4)</sup> See DS925 for additional information.

## 9 Board to Board Connectors

5.2 x 7.6 cm UltraSoM+ modules use four Samtec Razor Beam LP Terminal Strip ([ST5<sup>1</sup>](#)) on the bottom side.

- 4x REF-192552-02 (160-pins)
  - ST5 Mates with SS5

5.2 x 7.6 cm UltraSoM+ carrier use four Samtec Razor Beam LP Socket Strip ([SS5<sup>2</sup>](#)) on the top side.

- 4x REF192552-01 (160-pins)
  - SS5 Mates with ST5

### 9.1 Features

- Board-to-Board Connector 160-pins, 80 contacts per row
- Ultrafine .0197" (0.50 mm) pitch
- Narrow body design saves space on board
- Lead style -03.5
- Samtec 28+ Gbps Solution
- Mates with: ST5
- Insulator Material: Liquid Crystal Polymer, schwarz
- Operating Temperature Range: -55°C bis +125°C
- Lead-Free Solderable: Yes
- RoHS Konform: Yes

### 9.2 Connector Stacking height

When using the standard type on baseboard and module, the mating height is 5 mm.

Other mating heights are possible by using connectors with a different height:

| Order number | REF number    | Samtec Number        | Type                | Contribution to stacking height | Comment                            |
|--------------|---------------|----------------------|---------------------|---------------------------------|------------------------------------|
| 27219        | REF192552-01  | SS5-80-3.50-L-D-K-TR | Baseboard connector | 3.5mm                           | Standard connector used on carrier |
| 27018        | REF-189545-02 | SS5-80-3.00-L-D-K-TR | Baseboard connector | 3 mm                            | Assembly option on request         |
| 27220        | REF-192552-02 | ST5-80-1.50-L-D-P-TR | Module connector    | 1.5 mm                          | Standard connector                 |

<sup>1</sup> <https://www.samtec.com/products/st5>

<sup>2</sup> <https://www.samtec.com/products/st5>

| Order number | REF number     | Samtec Number         | Type             | Contribution to stacking height | Comment                    |
|--------------|----------------|-----------------------|------------------|---------------------------------|----------------------------|
|              |                |                       |                  |                                 | used on modules            |
| 27017        | REF-1895 45-01 | ST5-80-1.00 -L-D-P-TR | Module connector | 1 mm                            | Assembly option on request |

**Table 8: Connectors.**

The module can be manufactured using other connectors upon request.

## 9.3 Current Rating

Current rating of Samtec Razor Beam LP Terminal/Socket Strip ST5/SS5 B2B connectors is 1.5 A per pin (1 pin powered per row).

## 9.4 Connector Speed Ratings

The connector speed rating depends on the stacking height:

| Stacking height    | Speed rating   |
|--------------------|----------------|
| 4 mm, Single-Ended | 13GHz/26Gbps   |
| 4 mm, Differential | 13.5GHz/27Gbps |
| 5 mm, Single-Ended | 13.5GHz/27Gbps |
| 5 mm, Differential | 20GHz/40 Gbps  |

**Table 9: Speed rating.**

The SS5/ST5 series board-to-board spacing is currently available in 4mm (0.157"), 4.5mm (0.177") and 5mm (0.197") stack heights.

The data in the reports is applicable only to the 4mm and 5mm board-to-board mated connector stack height.

## 10 Technical Specifications

### 10.1 Absolute Maximum Ratings <sup>\*)</sup>

| Power Rail Name/<br>Schematic Name | Description                     | Min    | Max   | Unit |
|------------------------------------|---------------------------------|--------|-------|------|
| LP_DCDC                            | Micromodule Power               | -0.300 | 4.0   | V    |
| DCDCIN                             | Micromodule Power               | -0.300 | 6.0   | V    |
| GT_DCDC                            | Micromodule Power               | -0.300 | 6.0   | V    |
| PL_DCIN                            | Micromodule Power               | -0.300 | 3.6   | V    |
| PLL_3V3                            | PLL power supply                | -0.500 | 3.8   | V    |
| PS_BATT                            | RTC / BBRAM                     | -0.500 | 2.000 | V    |
| VCCO_47                            | HD IO Bank power supply         | -0.500 | 3.400 | V    |
| VCCO_48                            | HD IO Bank power supply         | -0.500 | 3.400 | V    |
| VCCO_64                            | HP IO Bank power supply         | -0.500 | 2.000 | V    |
| VCCO_65                            | HP IO Bank power supply         | -0.500 | 2.000 | V    |
| VCCO_66                            | HP IO Bank power supply         | -0.500 | 2.000 | V    |
| VREF_64                            | Bank input reference<br>voltage | -0.500 | 2.000 | V    |
| VREF_65                            | Bank input reference<br>voltage | -0.500 | 2.000 | V    |
| VREF_66                            | Bank input reference<br>voltage | -0.500 | 2.000 | V    |

**Table 10: Absolute maximum ratings**

\*) Stresses beyond those listed under [Absolute Maximum Ratings](#) (see page 24) may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under [Recommended Operating Condition](#) (see page 0). Exposure to absolute-maximum rated conditions for extended periods may affect device reliability.

## 10.2 Recommended Operating Conditions

This TRM is generic for all variants. Temperature range can be differ depending on the assembly version. Voltage range is mostly the same during variants (exceptions are possible, depending on custom request)

Operating temperature range depends also on customer design and cooling solution. Please contact us for options.

- Variants of modules are described here: [Article Number Information](#)<sup>3</sup>
- Modules with commercial temperature grade are equipped with components that cover at least the range of 0°C to 75°C
- Modules with extended temperature grade are equipped with components that cover at least the range of 0°C to 85°C
- Modules with industrial temperature grade are equipped with components that cover at least the range of -40°C to 85°C
- The actual operating temperature range will depend on the FPGA / SoC design / usage and cooling and other variables.

| Parameter             | Min   | Max   | Units | Reference Document  |
|-----------------------|-------|-------|-------|---------------------|
| LP_DCDC <sup>1)</sup> | 3.135 | 3.465 | V     |                     |
| DCDCIN <sup>1)</sup>  | 3.135 | 3.465 | V     |                     |
| GT_DCDC <sup>1)</sup> | 3.135 | 3.465 | V     |                     |
| PL_DCIN <sup>1)</sup> | 3.135 | 3.465 | V     |                     |
| PLL_3V3               | 3.14  | 3.465 | V     |                     |
| PS_BATT               | 1.200 | 1.500 | V     | See FPGA datasheet. |
| VCCO_47               | 1.140 | 3.400 | V     | See FPGA datasheet. |
| VCCO_48               | 1.140 | 3.400 | V     | See FPGA datasheet. |
| VCCO_64               | 0.950 | 1.900 | V     | See FPGA datasheet. |

<sup>3</sup> <https://wiki.trenz-electronic.de/display/PD/Article+Number+Information>

| Parameter | Min   | Max   | Units | Reference Document  |
|-----------|-------|-------|-------|---------------------|
| VCCO_65   | 0.950 | 1.900 | V     | See FPGA datasheet. |
| VCCO_66   | 0.950 | 1.900 | V     | See FPGA datasheet. |
| VREF_64   | 0.6   | 1.2   | V     | See FPGA datasheet. |
| VREF_65   | 0.6   | 1.2   | V     | See FPGA datasheet. |
| VREF_66   | 0.6   | 1.2   | V     | See FPGA datasheet. |


**Table 11: Recommended operating conditions.**

<sup>1)</sup> Higher values may possible. For more information consult schematic and according datasheets.

## 10.3 Physical Dimensions

- Module size: 76 mm × 52 mm. Please download the assembly diagram for exact numbers.
- Mating height with standard connectors: 5 mm.

PCB thickness: 1.6 mm ( $\pm 10\%$ ).



**Figure 3: Physical Dimension**

## 11 Currently Offered Variants

---

| Trenz shop TE0808 overview page          |                                         |
|------------------------------------------|-----------------------------------------|
| <a href="#">English page<sup>4</sup></a> | <a href="#">German page<sup>5</sup></a> |

**Table 12: Trenz Electronic Shop Overview**

---

<sup>4</sup> <https://shop.trenz-electronic.de/en/search?sSearch=TE0808>


<sup>5</sup> <https://shop.trenz-electronic.de/de/search?sSearch=TE0808>

## 12 Revision History

---

### 12.1 Hardware Revision History

---



**Figure 4: Board hardware revision number.**

| Date | Revision | Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | Documentation Link                    |
|------|----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------|
| -    | 05       | <p>Second production silicon:</p> <ul style="list-style-type: none"> <li>revised PL_VCCINT power supply. PCB: revised routing and components placement;</li> <li>added signal BG1 for DDP DDR4 IC. Added support of new packages. PCB: revised routing and components placement;</li> <li>R5 pulled up to 1.2V. R5 value changed to 49.9R;</li> <li>added test points;</li> <li>added MAC EEPROM U48. I2C bus PLL_SCL/SDA. Added pull up resistor to I2C bus;</li> <li>PCB - revised FPGA location. Package placed 1.5mm closer to connector J3;</li> <li>PCB - updated silkscreen. Added company address, CE and WEEE symbols;</li> <li>PCB - updated signal trace lengths.</li> <li>(29.11.2022)<br/>Changed note near J2.97 and net PG_GT_L from "On board pull-up R" to "External pull-up R Required"</li> </ul> | <a href="#">TE0808-05<sup>6</sup></a> |
| -    | 04       | <p>First production silicon:</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | <a href="#">TE0808-04<sup>7</sup></a> |

<sup>6</sup> [https://shop.trenz-electronic.de/de/Download/?path=Trenz\\_Electronic/Modules\\_and\\_Module\\_Carriers/5.2x7.6/TE0808/REV05](https://shop.trenz-electronic.de/de/Download/?path=Trenz_Electronic/Modules_and_Module_Carriers/5.2x7.6/TE0808/REV05)

<sup>7</sup> [https://shop.trenz-electronic.de/de/Download/?path=Trenz\\_Electronic/Modules\\_and\\_Module\\_Carriers/5.2x7.6/TE0808/REV04](https://shop.trenz-electronic.de/de/Download/?path=Trenz_Electronic/Modules_and_Module_Carriers/5.2x7.6/TE0808/REV04)

| Date       | Revision | Changes                                                                                                                                                                                                                                                        | Documentation Link                    |
|------------|----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------|
|            |          | <ul style="list-style-type: none"> <li>Added resistors R65,R82,R86,R87 (240R) for each DDR4-chip for supporting DDP DDR4 chips</li> <li>Full library update</li> <li>(09.06.2020) R19 value was changed to 10K (was: 4K99) to set PS_MGTRAVCC 0.85V</li> </ul> |                                       |
| -          | 03       | Second ES production release                                                                                                                                                                                                                                   | <a href="#">TE0808-03<sup>8</sup></a> |
| 2016-03-09 | 02       | First ES production release                                                                                                                                                                                                                                    | <a href="#">TE0808-02<sup>9</sup></a> |
| -          | 01       | Prototypes                                                                                                                                                                                                                                                     | -                                     |

**Table 13: Hardware Revision History**

Hardware revision number can be found on the PCB board together with the module model number separated by the dash.

## 12.2 Document Change History

| Date                                                                                           | Revision                          | Contributors                               | Description                                                                                                                                |
|------------------------------------------------------------------------------------------------|-----------------------------------|--------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------|
|  2024-09-24 | <a href="#">v.50 (see page 5)</a> | <a href="#">John Hartfiel<sup>10</sup></a> | <ul style="list-style-type: none"> <li>change default RAM size on key feature section</li> <li>typo and revision history update</li> </ul> |
| 2024-09-18                                                                                     | v.48                              | John Hartfiel                              | <ul style="list-style-type: none"> <li>Review and Public Update</li> </ul>                                                                 |
| 2023-10-13                                                                                     | v.44                              | ED                                         | <ul style="list-style-type: none"> <li>Updated to new TRM style</li> </ul>                                                                 |

<sup>8</sup> [https://shop.trenz-electronic.de/de/Download/?path=Trenz\\_Electronic/Modules\\_and\\_Module\\_Carriers/5.2x7.6/TE0808/REV03](https://shop.trenz-electronic.de/de/Download/?path=Trenz_Electronic/Modules_and_Module_Carriers/5.2x7.6/TE0808/REV03)

<sup>9</sup> [https://shop.trenz-electronic.de/de/Download/?path=Trenz\\_Electronic/Modules\\_and\\_Module\\_Carriers/5.2x7.6/TE0808/REV02](https://shop.trenz-electronic.de/de/Download/?path=Trenz_Electronic/Modules_and_Module_Carriers/5.2x7.6/TE0808/REV02)

<sup>10</sup> <https://wiki.trenz-electronic.de/display/~j.hartfiel>

| Date       | Revision | Contributors      | Description                                                                                                                                                                                       |
|------------|----------|-------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 2022-09-13 | v.41     | Vadim Yunitski    | <ul style="list-style-type: none"> <li>Updated PG_PL pull-up resistor requirements</li> </ul>                                                                                                     |
| 2021-09-07 | V.39     | John Hartfiel     | <ul style="list-style-type: none"> <li>Correction Power section</li> </ul>                                                                                                                        |
| 2021-05-17 | v.37     | John Hartfiel     | <ul style="list-style-type: none"> <li>typo correction in DDR section</li> </ul>                                                                                                                  |
| 2021-03-11 | v.35     | Antti Lukats      | <ul style="list-style-type: none"> <li>typo correction in PLL_RST</li> <li>add pin on power rails table</li> <li>correction MGT Lane assignment</li> <li>correction MGT CLK assignment</li> </ul> |
| 2019-01-27 | v.30     | Martin Rohrmüller | <ul style="list-style-type: none"> <li>Corrected clock connection to J2</li> </ul>                                                                                                                |
| 2018-11-20 | v.29     | John Hartfiel     | <ul style="list-style-type: none"> <li>Notes for power supply</li> </ul>                                                                                                                          |
| 2018-08-27 | v.27     | John Hartfiel     | <ul style="list-style-type: none"> <li>typo correction SI5345 I2C address</li> </ul>                                                                                                              |
| 2028-06-28 | v.26     | John Hartfiel     | <ul style="list-style-type: none"> <li>typo SI5348 B2B IOs + link correction</li> </ul>                                                                                                           |
| 2017-11-13 | v.24     | Ali Naseri        | <ul style="list-style-type: none"> <li>updated B2B connector max. current rating per pin</li> </ul>                                                                                               |
| 2017-11-13 | v.22     | John Hartfiel     | <ul style="list-style-type: none"> <li>rework B2B section</li> </ul>                                                                                                                              |
| 2017-10-20 | v.21     | Ali Naseri        | <ul style="list-style-type: none"> <li>Update links (pdf, documentation) to revision 4</li> <li>ES silicon note removed</li> </ul>                                                                |
| 2017-08-28 | v.15     | John Hartfiel     | <ul style="list-style-type: none"> <li>Update section: Variants Currently In Production</li> </ul>                                                                                                |
| 2017-08-28 | v.14     | Jan Kumann        | <ul style="list-style-type: none"> <li>Block diagram changed.</li> <li>SPI flash section fixed.</li> <li>Few smaller improvements.</li> </ul>                                                     |

| Date       | Revision | Contributors                                                                                                                                                                                                                                                                                                                                                                                                                 | Description                                                                                                   |
|------------|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------|
| 2017-08-15 | v.12     | Vitali Tsiukala                                                                                                                                                                                                                                                                                                                                                                                                              | Changed signals count in the B2B connectors table                                                             |
| 2017-08-15 | v.11     | John Hartfiel, Ali Naseri                                                                                                                                                                                                                                                                                                                                                                                                    | <ul style="list-style-type: none"> <li>PCB REV04 Initial release</li> <li>update boot mode section</li> </ul> |
| 2017-02-06 | v.1      | Jan Kumann                                                                                                                                                                                                                                                                                                                                                                                                                   | Initial document                                                                                              |
| --         | all      | <a href="#">Vitali Tsiukala<sup>11</sup></a> ,<br><a href="#">Antonio Luppi<sup>12</sup></a> , <a href="#">Ali Naseri<sup>13</sup></a> , <a href="#">Antti Lukats<sup>14</sup></a> , <a href="#">John Hartfiel<sup>15</sup></a> , <a href="#">Jan Kumann<sup>16</sup></a> , <a href="#">Martin Rohrmüller<sup>17</sup></a> ,<br><a href="#">Thorsten Trenz<sup>18</sup></a> ,<br><a href="#">Vadim Yunitski<sup>19</sup></a> | <ul style="list-style-type: none"> <li>--</li> </ul>                                                          |

**Table 14: Document change history.**

<sup>11</sup> <https://wiki.trenz-electronic.de/display/~Vitali.Tsiukala>

<sup>12</sup> <https://wiki.trenz-electronic.de/display/~a.luppi>

<sup>13</sup> <https://wiki.trenz-electronic.de/display/~a.naseri>

<sup>14</sup> <https://wiki.trenz-electronic.de/display/~antti.lukats>

<sup>15</sup> <https://wiki.trenz-electronic.de/display/~j.hartfiel>

<sup>16</sup> <https://wiki.trenz-electronic.de/display/~j.kumann>

<sup>17</sup> <https://wiki.trenz-electronic.de/display/~m.rohrmueller>

<sup>18</sup> <https://wiki.trenz-electronic.de/display/~tht>

<sup>19</sup> <https://wiki.trenz-electronic.de/display/~v.yunitzki>

## 13 Disclaimer

---

### 13.1 Data Privacy

---

Please also note our data protection declaration at <https://www.trenz-electronic.de/en/Data-protection-Privacy>

### 13.2 Document Warranty

---

The material contained in this document is provided “as is” and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

### 13.3 Limitation of Liability

---

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

### 13.4 Copyright Notice

---

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

### 13.5 Technology Licenses

---

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

### 13.6 Environmental Protection

---

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

## 13.7 REACH, RoHS and WEEE

---

### REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of [REACH](#)<sup>20</sup>. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no [SVHC \(Substances of Very High Concern\) on the Candidate List](#)<sup>21</sup> are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the [European Chemicals Agency \(ECHA\)](#)<sup>22</sup>.

### RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

### WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

 2019-06-07

---

<sup>20</sup> <http://guidance.echa.europa.eu/>

<sup>21</sup> <https://echa.europa.eu/candidate-list-table>

<sup>22</sup> <http://www.echa.europa.eu/>