

Stellaris® LM3S9790 Microcontroller

DATA SHEET

Copyright

Copyright © 2007-2011 Texas Instruments Incorporated All rights reserved. Stellaris and StellarisWare are registered trademarks of Texas Instruments Incorporated. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

A Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Texas Instruments Incorporated
108 Wild Basin, Suite 350
Austin, TX 78746
http://www.ti.com/stellaris
http://www-k.ext.ti.com/sc/technical-support/product-information-centers.htm







Table of Contents

Revision His	story	39
About This [Document	48
About This Ma	ınual	48
Related Docur	ments	48
Documentation	n Conventions	49
1	Architectural Overview	51
1.1	Functional Overview	53
1.1.1	ARM Cortex-M3	53
1.1.2	On-Chip Memory	55
1.1.3	External Peripheral Interface	56
1.1.4	Serial Communications Peripherals	57
1.1.5	System Integration	
1.1.6	Analog	69
1.1.7	JTAG and ARM Serial Wire Debug	70
1.1.8	Packaging and Temperature	
1.2	Target Applications	
1.3	High-Level Block Diagram	
1.4	Hardware Details	74
2	The Cortex-M3 Processor	75
2.1	Block Diagram	76
2.2	Overview	77
2.2.1	System-Level Interface	77
2.2.2	Integrated Configurable Debug	77
2.2.3	Trace Port Interface Unit (TPIU)	
2.2.4	Cortex-M3 System Component Details	78
2.3	Programming Model	
2.3.1	Processor Mode and Privilege Levels for Software Execution	
2.3.2	Stacks	
2.3.3	Register Map	
2.3.4	Register Descriptions	
2.3.5	Exceptions and Interrupts	
2.3.6	Data Types	
2.4	Memory Model	
2.4.1	Memory Regions, Types and Attributes	
2.4.2	Memory System Ordering of Memory Accesses	
2.4.3	Behavior of Memory Accesses	
2.4.4	Software Ordering of Memory Accesses	
2.4.5	Bit-Banding	
2.4.6	Data Storage	
2.4.7	Synchronization Primitives	
2.5	Exception Model	
2.5.1	Exception States	
2.5.2	Exception Types	
2.5.3	Exception Handlers	107

2.5.4	Vector Table	107
2.5.5	Exception Priorities	108
2.5.6	Interrupt Priority Grouping	109
2.5.7	Exception Entry and Return	109
2.6	Fault Handling	111
2.6.1	Fault Types	111
2.6.2	Fault Escalation and Hard Faults	112
2.6.3	Fault Status Registers and Fault Address Registers	113
2.6.4	Lockup	
2.7	Power Management	113
2.7.1	Entering Sleep Modes	
2.7.2	Wake Up from Sleep Mode	
2.8	Instruction Set Summary	
3	Cortex-M3 Peripherals	
3.1	Functional Description	
3.1.1	System Timer (SysTick)	
3.1.2	Nested Vectored Interrupt Controller (NVIC)	
3.1.2	System Control Block (SCB)	
3.1.4	Memory Protection Unit (MPU)	
3.1.4	Register Map	
3.3	System Timer (SysTick) Register Descriptions	
3.4	NVIC Register Descriptions	
3.5	System Control Block (SCB) Register Descriptions	
3.6	Memory Protection Unit (MPU) Register Descriptions	
4	JTAG Interface	
4.1	Block Diagram	
4.2	Signal Description	
4.3	Functional Description	
4.3.1	JTAG Interface Pins	
4.3.2	JTAG TAP Controller	
4.3.3	Shift Registers	
4.3.4	Operational Considerations	
4.4	Initialization and Configuration	
4.5	Register Descriptions	
4.5.1	Instruction Register (IR)	
4.5.2	Data Pagietore	194
_	Data Registers	
5	System Control	
5 5.1	-	196
	System Control	196 196
5.1	System Control	196 196 196
5.1 5.2	System Control	196 196 196 197
5.1 5.2 5.2.1	System Control Signal Description Functional Description Device Identification	196 196 196 197
5.1 5.2 5.2.1 5.2.2	System Control Signal Description Functional Description Device Identification Reset Control	196 196 197 197 202
5.1 5.2 5.2.1 5.2.2 5.2.3	System Control Signal Description Functional Description Device Identification Reset Control Non-Maskable Interrupt	196 196 197 197 202
5.1 5.2 5.2.1 5.2.2 5.2.3 5.2.4	System Control Signal Description Functional Description Device Identification Reset Control Non-Maskable Interrupt Power Control	196 196 196 197 197 202 202
5.1 5.2 5.2.1 5.2.2 5.2.3 5.2.4 5.2.5	System Control Signal Description Functional Description Device Identification Reset Control Non-Maskable Interrupt Power Control Clock Control	196 196 197 197 202 203 211
5.1 5.2 5.2.1 5.2.2 5.2.3 5.2.4 5.2.5 5.2.6	System Control Signal Description Functional Description Device Identification Reset Control Non-Maskable Interrupt Power Control Clock Control System Control	196 196 197 197 202 203 211

6	Hibernation Module	299
6.1	Block Diagram	300
6.2	Signal Description	300
6.3	Functional Description	301
6.3.1	Register Access Timing	302
6.3.2	Hibernation Clock Source	302
6.3.3	Battery Management	304
6.3.4	Real-Time Clock	
6.3.5	Non-Volatile Memory	
6.3.6	Power Control Using HIB	305
6.3.7	Power Control Using VDD3ON Mode	
6.3.8	Initiating Hibernate	
6.3.9	Interrupts and Status	
6.4	Initialization and Configuration	
6.4.1	Initialization	
6.4.2	RTC Match Functionality (No Hibernation)	
6.4.3	RTC Match/Wake-Up from Hibernation	
6.4.4	External Wake-Up from Hibernation	
6.4.5	RTC or External Wake-Up from Hibernation	
6.4.6	Register Reset	
6.5	Register Map	
6.6	Register Descriptions	
	•	
7	Internal Memory	
7.1	Block Diagram	
7.2	Functional Description	
7.2.1	SRAM	
7.2.2	ROM	
7.2.3	Flash Memory	
7.3	Register Map	
7.4	Flash Memory Register Descriptions (Flash Control Offset)	
7.5	Memory Register Descriptions (System Control Offset)	
8	Micro Direct Memory Access (µDMA)	
8.1	Block Diagram	
8.2	Functional Description	
8.2.1	Channel Assignments	
8.2.2	Priority	
8.2.3	Arbitration Size	
8.2.4	Request Types	
8.2.5	Channel Configuration	
8.2.6	Transfer Modes	
8.2.7	Transfer Size and Increment	377
8.2.8	Peripheral Interface	377
8.2.9	Software Request	
8.2.10	Interrupts and Errors	
8.3	Initialization and Configuration	378
8.3.1	Module Initialization	
8.3.2	Configuring a Memory-to-Memory Transfer	378
8.3.3	Configuring a Peripheral for Simple Transmit	380

12.1	Block Diagram	
12	Watchdog Timers	
11.6	Register Descriptions	
11.5	Register Map	
11.4.5	PWM Mode	
11.4.4	Input Edge Timing Mode	
11.4.3	Input Edge-Count Mode	
11.4.2	Real-Time Clock (RTC) Mode	
11.4.1	One-Shot/Periodic Timer Mode	
11.4	Initialization and Configuration	
11.3.4	Accessing Concatenated Register Values	560
11.3.3	DMA Operation	560
11.3.2	Timer Modes	554
11.3.1	GPTM Reset Conditions	554
11.3	Functional Description	
11.2	Signal Description	
11.1	Block Diagram	
11	General-Purpose Timers	
10.6	Register Descriptions	
10.5	Register Map	
	·	
10.4.2	General-Purpose Mode	
10.4.1	Host Bus Mode	
10.4	SDRAM Mode	
10.3.2	Initialization and Configuration	
10.3.1	DMA Operation	
10.3.1	Non-Blocking Reads	
10.2	Functional Description	
10.1	Signal Description	
10.1	EPI Block Diagram	
10	External Peripheral Interface (EPI)	
9.5	Register Descriptions	
9.4	Register Map	
9.3	Initialization and Configuration	
9.2.6	Identification	430
9.2.5	Pad Control	430
9.2.4	Commit Control	429
9.2.3	Mode Control	429
9.2.2	Interrupt Control	428
9.2.1	Data Control	427
9.2	Functional Description	425
9.1	Signal Description	
9	General-Purpose Input/Outputs (GPIOs)	421
8.6	μDMA Register Descriptions	
8.5	µDMA Channel Control Structure	
8.4	Register Map	
8.3.5	Configuring Channel Assignments	
8.3.4	Configuring a Peripheral for Ping-Pong Receive	

12.2	Functional Description	597
12.2.1	Register Access Timing	598
12.3	Initialization and Configuration	598
12.4	Register Map	598
12.5	Register Descriptions	
13	Analog-to-Digital Converter (ADC)	
13.1	Block Diagram	
13.2	Signal Description	
13.3	Functional Description	
13.3.1	Sample Sequencers	
13.3.2	Module Control	
	Hardware Sample Averaging Circuit	
	Analog-to-Digital Converter	
	Differential Sampling	
	Internal Temperature Sensor	
13.3.7	·	
	Digital Comparator Unit	
13.4	Initialization and Configuration	
13.4.1	Module Initialization	
	Sample Sequencer Configuration	
13.5	Register Map	
13.6	Register Descriptions	
14	Universal Asynchronous Receivers/Transmitters (UARTs)	
14.1	Block Diagram	
14.2	Signal Description	
14.3	Functional Description	
14.3.1	Transmit/Receive Logic	
	Baud-Rate Generation	
14.3.3	Data Transmission	703
	Serial IR (SIR)	
	ISO 7816 Support	
14.3.6	Modem Handshake Support	704
14.3.7	LIN Support	706
14.3.8	FIFO Operation	707
	Interrupts	
14.3.10	Loopback Operation	708
14.3.11	DMA Operation	708
14.4	Initialization and Configuration	709
14.5	Register Map	710
14.6	Register Descriptions	711
15	Synchronous Serial Interface (SSI)	759
15.1	Block Diagram	
15.2	Signal Description	
15.3	Functional Description	
	Bit Rate Generation	
	FIFO Operation	
	Interrupts	
	Frame Formats	
	DMA Operation	

8

15.4	Initialization and Configuration	771
15.5	Register Map	773
15.6	Register Descriptions	774
16	Inter-Integrated Circuit (I ² C) Interface	802
16.1	Block Diagram	803
16.2	Signal Description	803
16.3	Functional Description	804
16.3.1	I ² C Bus Functional Overview	
16.3.2	Available Speed Modes	806
	Interrupts	
	Loopback Operation	
	Command Sequence Flow Charts	
16.4	Initialization and Configuration	
16.5	Register Map	
16.6	Register Descriptions (I ² C Master)	
16.7	Register Descriptions (I ² C Slave)	
17	Inter-Integrated Circuit Sound (I ² S) Interface	
17.1	Block Diagram	
17.2	Signal Description	
17.2	Functional Description	
	Transmit	
	Receive	
17.3.2	Initialization and Configuration	
17.5	Register Map	
17.6	Register Descriptions	
18		
18.1	Controller Area Network (CAN) Module	
18.2	Signal Description	
18.3	Functional Description	
	Initialization	
	Operation	
	Transmitting Message Objects	
	Configuring a Transmit Message Object	
	Updating a Transmit Message Object	
	Accepting Received Message Objects	
	Receiving a Data Frame	
	Receiving a Bata Frame	
	Receive/Transmit Priority	
	Configuring a Receive Message Object	
	Handling of Received Message Objects	
	Handling of Interrupts Test Mode	
	Bit Timing Configuration Error Considerations	
	Bit Time and Bit Rate	
	Calculating the Bit Timing Parameters	
	Register Map	
	·	895
1(),)	Oron Degrater Descriptions	(1.7.1

19	Ethernet Controller	925
19.1	Block Diagram	926
19.2	Signal Description	927
19.3	Functional Description	928
19.3.1	MAC Operation	928
19.3.2	Internal MII Operation	931
19.3.3	PHY Operation	931
19.3.4	Interrupts	934
19.3.5	DMA Operation	934
19.4	Initialization and Configuration	935
19.4.1	Hardware Configuration	935
19.4.2	Software Configuration	936
19.5	Register Map	936
19.6	Ethernet MAC Register Descriptions	938
19.7	MII Management Register Descriptions	
20	Universal Serial Bus (USB) Controller	
20.1	Block Diagram	
20.2	Signal Description	
20.3	Functional Description	
20.3.1	Operation as a Device	
20.3.2	Operation as a Host	
	OTG Mode	
20.3.4	DMA Operation	
20.4	Initialization and Configuration	
20.4.1	Pin Configuration	
20.4.2	Endpoint Configuration	
20.5	Register Map	
20.6	Register Descriptions	
21	Analog Comparators	
21.1	Block Diagram	
21.1	Signal Description	
21.3	Functional Description	
21.3.1	Internal Reference Programming	
21.3.1	Initialization and Configuration	
21.5	Register Map	
21.6	Register Descriptions	
22	Pin Diagram	
23	Signal Tables	
23.1	100-Pin LQFP Package Pin Tables	1139
23.2	108-Pin BGA Package Pin Tables	
23.3	Connections for Unused Signals	1200
24	Operating Characteristics	1203
25	Electrical Characteristics	1204
25.1	DC Characteristics	1204
25.1.1	Maximum Ratings	1204
25.1.2	Recommended DC Operating Conditions	1204
25.1.3	On-Chip Low Drop-Out (LDO) Regulator Characteristics	1205

25.1.4	Hibernation Module Characteristics	1205
25.1.5	Flash Memory Characteristics	1205
25.1.6	GPIO Module Characteristics	1206
25.1.7	USB Module Characteristics	1206
25.1.8	Ethernet Controller Characteristics	1206
25.1.9	Current Specifications	1206
25.2	AC Characteristics	1211
25.2.1	Load Conditions	1211
	Clocks	
25.2.3	Power and Brown-out Characteristics	1214
25.2.4	JTAG and Boundary Scan	1216
	Reset	
	Sleep Modes	
	Hibernation Module	
	General-Purpose I/O (GPIO)	
	External Peripheral Interface (EPI)	
	Analog-to-Digital Converter (ADC)	
	Synchronous Serial Interface (SSI)	
	Inter-Integrated Circuit (I ² C) Interface	
25.2.13	Inter-Integrated Circuit Sound (I ² S) Interface	1230
25.2.14	Ethernet Controller	1231
25.2.15	Universal Serial Bus (USB) Controller	1234
25.2.16	Analog Comparator	1234
Α	Register Quick Reference	1236
В	Ordering and Contact Information	1284
B.1	Ordering Information	
B.2	Part Markings	1284
B.3	Kits	1285
B.4	Support Information	1285
С	Package Information	1286
C.1	100-Pin LQFP Package	
C.1.1	Package Dimensions	
C.1.2	Tray Dimensions	
C.1.3	Tape and Reel Dimensions	
C.2	108-Ball BGA Package	
C.2.1	Package Dimensions	
C.2.2	Tray Dimensions	
C.2.3	Tape and Reel Dimensions	1203
U.Z.3	Tape and Neel Differsions	1200

List of Figures

Figure 1-1.	Stellaris LM3S9790 Microcontroller High-Level Block Diagram	73
Figure 2-1.	CPU Block Diagram	77
Figure 2-2.	TPIU Block Diagram	78
Figure 2-3.	Cortex-M3 Register Set	80
Figure 2-4.	Bit-Band Mapping	101
Figure 2-5.	Data Storage	102
Figure 2-6.	Vector table	108
Figure 2-7.	Exception Stack Frame	110
Figure 3-1.	SRD Use Example	124
Figure 4-1.	JTAG Module Block Diagram	. 185
Figure 4-2.	Test Access Port State Machine	188
Figure 4-3.	IDCODE Register Format	194
Figure 4-4.	BYPASS Register Format	. 194
Figure 4-5.	Boundary Scan Register Format	. 195
Figure 5-1.	Basic RST Configuration	199
Figure 5-2.	External Circuitry to Extend Power-On Reset	. 199
Figure 5-3.	Reset Circuit Controlled by Switch	200
Figure 5-4.	Power Architecture	203
Figure 5-5.	Main Clock Tree	206
Figure 6-1.	Hibernation Module Block Diagram	300
Figure 6-2.	Using a Crystal as the Hibernation Clock Source	303
Figure 6-3.	Using a Dedicated Oscillator as the Hibernation Clock Source with VDD3ON	
	Mode	303
Figure 7-1.	Internal Memory Block Diagram	327
Figure 8-1.	μDMA Block Diagram	364
Figure 8-2.	Example of Ping-Pong µDMA Transaction	370
Figure 8-3.	Memory Scatter-Gather, Setup and Configuration	372
Figure 8-4.	Memory Scatter-Gather, µDMA Copy Sequence	373
Figure 8-5.	Peripheral Scatter-Gather, Setup and Configuration	. 375
Figure 8-6.	Peripheral Scatter-Gather, µDMA Copy Sequence	. 376
Figure 9-1.	Digital I/O Pads	426
Figure 9-2.	Analog/Digital I/O Pads	427
Figure 9-3.	GPIODATA Write Example	428
Figure 9-4.	GPIODATA Read Example	428
Figure 10-1.	EPI Block Diagram	479
Figure 10-2.	SDRAM Non-Blocking Read Cycle	. 486
Figure 10-3.	SDRAM Normal Read Cycle	487
Figure 10-4.	SDRAM Write Cycle	488
Figure 10-5.	Example Schematic for Muxed Host-Bus 16 Mode	494
Figure 10-6.	Host-Bus Read Cycle, MODE = 0x1, WRHIGH = 0, RDHIGH = 0	. 496
Figure 10-7.	Host-Bus Write Cycle, MODE = 0x1, WRHIGH = 0, RDHIGH = 0	. 497
Figure 10-8.	Host-Bus Write Cycle with Multiplexed Address and Data, MODE = 0x0, WRHIGH = 0, RDHIGH = 0	497
Figure 10-9.	Host-Bus Write Cycle with Multiplexed Address and Data and ALE with Dual CSn	
Figure 10-10.	Continuous Read Mode Accesses	

Figure 10-11.	Write Followed by Read to External FIFO	499
Figure 10-12.	Two-Entry FIFO	499
Figure 10-13.	Single-Cycle Write Access, FRM50=0, FRMCNT=0, WRCYC=0	503
	Two-Cycle Read, Write Accesses, FRM50=0, FRMCNT=0, RDCYC=1,	
	WRCYC=1	503
Figure 10-15.	Read Accesses, FRM50=0, FRMCNT=0, RDCYC=1	504
Figure 10-16.	FRAME Signal Operation, FRM50=0 and FRMCNT=0	504
Figure 10-17.	FRAME Signal Operation, FRM50=0 and FRMCNT=1	504
Figure 10-18.	FRAME Signal Operation, FRM50=0 and FRMCNT=2	505
Figure 10-19.	FRAME Signal Operation, FRM50=1 and FRMCNT=0	505
Figure 10-20.	FRAME Signal Operation, FRM50=1 and FRMCNT=1	505
Figure 10-21.	FRAME Signal Operation, FRM50=1 and FRMCNT=2	505
Figure 10-22.	iRDY Signal Operation, FRM50=0, FRMCNT=0, and RD2CYC=1	506
Figure 10-23.	EPI Clock Operation, CLKGATE=1, WR2CYC=0	506
Figure 10-24.	EPI Clock Operation, CLKGATE=1, WR2CYC=1	507
Figure 11-1.	GPTM Module Block Diagram	551
Figure 11-2.	Timer Daisy Chain	556
Figure 11-3.	Input Edge-Count Mode Example	558
Figure 11-4.	16-Bit Input Edge-Time Mode Example	559
Figure 11-5.	16-Bit PWM Mode Example	560
Figure 12-1.	WDT Module Block Diagram	597
Figure 13-1.	Implementation of Two ADC Blocks	622
Figure 13-2.	ADC Module Block Diagram	622
Figure 13-3.	ADC Sample Phases	627
Figure 13-4.	Doubling the ADC Sample Rate	627
Figure 13-5.	Skewed Sampling	628
Figure 13-6.	Sample Averaging Example	629
Figure 13-7.	Internal Voltage Conversion Result	630
Figure 13-8.	External Voltage Conversion Result	631
Figure 13-9.	Differential Sampling Range, V _{IN ODD} = 1.5 V	
Figure 13-10.	Differential Sampling Range, V _{IN ODD} = 0.75 V	
	Differential Sampling Range, V _{IN_ODD} = 2.25 V	
	Internal Temperature Sensor Characteristic	
-	Low-Band Operation (CIC=0x0)	
•	Mid-Band Operation (CIC=0x1)	637
-	High-Band Operation (CIC=0x3)	638
-	UART Module Block Diagram	
Figure 14-2.	-	
Figure 14-3.	IrDA Data Modulation	
Figure 14-4.	LIN Message	
Figure 14-5.	LIN Synchronization Field	
Figure 15-1.	SSI Module Block Diagram	
Figure 15-2.	TI Synchronous Serial Frame Format (Single Transfer)	
Figure 15-3.	TI Synchronous Serial Frame Format (Continuous Transfer)	
Figure 15-4.	Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0	
Figure 15-5.	Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0	
Figure 15-6.	Freescale SPI Frame Format with SPO=0 and SPH=1	
Figure 15-7	Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0	

Figure 15-8.	Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0	
Figure 15-9.	Freescale SPI Frame Format with SPO=1 and SPH=1	769
Figure 15-10.	MICROWIRE Frame Format (Single Frame)	769
Figure 15-11.	MICROWIRE Frame Format (Continuous Transfer)	770
Figure 15-12.	MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements	771
Figure 16-1.	I ² C Block Diagram	803
Figure 16-2.	I ² C Bus Configuration	804
Figure 16-3.	START and STOP Conditions	805
Figure 16-4.	Complete Data Transfer with a 7-Bit Address	805
Figure 16-5.	R/S Bit in First Byte	
Figure 16-6.	Data Validity During Bit Transfer on the I ² C Bus	806
Figure 16-7.	Master Single TRANSMIT	810
Figure 16-8.	Master Single RECEIVE	811
Figure 16-9.	Master TRANSMIT with Repeated START	812
Figure 16-10.	Master RECEIVE with Repeated START	813
Figure 16-11.	Master RECEIVE with Repeated START after TRANSMIT with Repeated START	814
Figure 16-12.	Master TRANSMIT with Repeated START after RECEIVE with Repeated START	815
Figure 16-13.	Slave Command Sequence	816
Figure 17-1.	I ² S Block Diagram	840
Figure 17-2.	I ² S Data Transfer	843
Figure 17-3.	Left-Justified Data Transfer	843
Figure 17-4.	Right-Justified Data Transfer	843
Figure 18-1.	CAN Controller Block Diagram	
Figure 18-2.	CAN Data/Remote Frame	878
Figure 18-3.	Message Objects in a FIFO Buffer	886
Figure 18-4.	CAN Bit Time	890
Figure 19-1.	Ethernet Controller	926
Figure 19-2.	Ethernet Controller Block Diagram	926
Figure 19-3.	Ethernet Frame	928
Figure 19-4.	Interface to an Ethernet Jack	935
Figure 20-1.	USB Module Block Diagram	985
Figure 21-1.	Analog Comparator Module Block Diagram	1124
Figure 21-2.	Structure of Comparator Unit	1126
Figure 21-3.	Comparator Internal Reference Structure	1126
Figure 22-1.	100-Pin LQFP Package Pin Diagram	
Figure 22-2.	108-Ball BGA Package Pin Diagram (Top View)	1137
Figure 25-1.	Typical Current Across Frequency, PLL Bypassed	
Figure 25-2.	Typical Current Across Frequency, Using PLL	1211
Figure 25-3.	Load Conditions	
Figure 25-4.	Power-On Reset Timing	1214
Figure 25-5.	Brown-Out Reset Timing	
Figure 25-6.	Power-On Reset and Voltage Parameters	
Figure 25-7.	Voltage Requirements When Using an External V _{DDC} Source	
Figure 25-8.	JTAG Test Clock Input Timing	
Figure 25-9.	JTAG Test Access Port (TAP) Timing	
Figure 25-10.	External Reset Timing (RST)	1218

Figure 25-11.	Software Reset Timing	1218
Figure 25-12.	Watchdog Reset Timing	1218
Figure 25-13.	MOSC Failure Reset Timing	1218
Figure 25-14.	Hibernation Module Timing with Internal Oscillator Running in Hibernation	1219
Figure 25-15.	Hibernation Module Timing with Internal Oscillator Stopped in Hibernation	1220
Figure 25-16.	VDD Ramp when Waking from Hibernation	1220
Figure 25-17.	SDRAM Initialization and Load Mode Register Timing	1221
	SDRAM Read Timing	
Figure 25-19.	SDRAM Write Timing	1222
Figure 25-20.	Host-Bus 8/16 Mode Read Timing	1223
Figure 25-21.	Host-Bus 8/16 Mode Write Timing	1223
Figure 25-22.	Host-Bus 8/16 Mode Muxed Read Timing	1224
Figure 25-23.	Host-Bus 8/16 Mode Muxed Write Timing	1224
Figure 25-24.	General-Purpose Mode Read and Write Timing	1225
Figure 25-25.	General-Purpose Mode iRDY Timing	1225
•	ADC Input Equivalency Diagram	1227
Figure 25-27.	SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing	
	Measurement	
•	SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer	
•	SSI Timing for SPI Frame Format (FRF=00), with SPH=1	
•	I ² C Timing	
	I ² S Master Mode Transmit Timing	
Figure 25-32.	I ² S Master Mode Receive Timing	1231
Figure 25-33.	I ² S Slave Mode Transmit Timing	1231
Figure 25-34.	I ² S Slave Mode Receive Timing	1231
Figure 25-35.	External XTLP Oscillator Characteristics	1234
Figure C-1.	100-Pin LQFP Package Dimensions	1286
Figure C-2.	100-Pin LQFP Tray Dimensions	1288
Figure C-3.	100-Pin LQFP Tape and Reel Dimensions	1289
Figure C-4.	108-Ball BGA Package Dimensions	1290
Figure C-5.	108-Ball BGA Tray Dimensions	1292
Figure C-6.	108-Ball BGA Tape and Reel Dimensions	1293

List of Tables

Table 1.	Revision History	
Table 2.	Documentation Conventions	
Table 2-1.	Summary of Processor Mode, Privilege Level, and Stack Use	80
Table 2-2.	Processor Register Map	81
Table 2-3.	PSR Register Combinations	86
Table 2-4.	Memory Map	94
Table 2-5.	Memory Access Behavior	97
Table 2-6.	SRAM Memory Bit-Banding Regions	99
Table 2-7.	Peripheral Memory Bit-Banding Regions	
Table 2-8.	Exception Types	105
Table 2-9.	Interrupts	106
Table 2-10.	Exception Return Behavior	111
Table 2-11.	Faults	111
Table 2-12.	Fault Status and Fault Address Registers	113
Table 2-13.	Cortex-M3 Instruction Summary	115
Table 3-1.	Core Peripheral Register Regions	118
Table 3-2.	Memory Attributes Summary	121
Table 3-3.	TEX, S, C, and B Bit Field Encoding	124
Table 3-4.	Cache Policy for Memory Attribute Encoding	
Table 3-5.	AP Bit Field Encoding	
Table 3-6.	Memory Region Attributes for Stellaris Microcontrollers	
Table 3-7.	Peripherals Register Map	
Table 3-8.	Interrupt Priority Levels	153
Table 3-9.	Example SIZE Field Values	181
Table 4-1.	Signals for JTAG_SWD_SWO (100LQFP)	185
Table 4-2.	Signals for JTAG_SWD_SWO (108BGA)	186
Table 4-3.	JTAG Port Pins State after Power-On Reset or RST assertion	187
Table 4-4.	JTAG Instruction Register Commands	192
Table 5-1.	Signals for System Control & Clocks (100LQFP)	196
Table 5-2.	Signals for System Control & Clocks (108BGA)	196
Table 5-3.	Reset Sources	197
Table 5-4.	Clock Source Options	204
Table 5-5.	Possible System Clock Frequencies Using the SYSDIV Field	207
Table 5-6.	Examples of Possible System Clock Frequencies Using the SYSDIV2 Field	
Table 5-7.	Examples of Possible System Clock Frequencies with DIV400=1	208
Table 5-8.	System Control Register Map	213
Table 5-9.	RCC2 Fields that Override RCC Fields	233
Table 6-1.	Signals for Hibernate (100LQFP)	300
Table 6-2.	Signals for Hibernate (108BGA)	301
Table 6-3.	Hibernation Module Clock Operation	307
Table 6-4.	Hibernation Module Register Map	309
Table 7-1.	Flash Memory Protection Policy Combinations	331
Table 7-2.	User-Programmable Flash Memory Resident Registers	334
Table 7-3.	Flash Register Map	335
Table 8-1.	μDMA Channel Assignments	365
Table 8-2.	Request Type Support	367

Table 8-3.	Control Structure Memory Map	368
Table 8-4.	Channel Control Structure	368
Table 8-5.	μDMA Read Example: 8-Bit Peripheral	377
Table 8-6.	μDMA Interrupt Assignments	
Table 8-7.	Channel Control Structure Offsets for Channel 30	
Table 8-8.	Channel Control Word Configuration for Memory Transfer Example	379
Table 8-9.	Channel Control Structure Offsets for Channel 7	380
Table 8-10.	Channel Control Word Configuration for Peripheral Transmit Example	381
Table 8-11.	Primary and Alternate Channel Control Structure Offsets for Channel 8	382
Table 8-12.	Channel Control Word Configuration for Peripheral Ping-Pong Receive Example	383
Table 8-13.	μDMA Register Map	
Table 9-1.	GPIO Pins With Non-Zero Reset Values	
Table 9-2.	GPIO Pins and Alternate Functions (100LQFP)	
Table 9-3.	GPIO Pins and Alternate Functions (108BGA)	
Table 9-4.	GPIO Pad Configuration Examples	
Table 9-5.	GPIO Interrupt Configuration Example	
Table 9-6.	GPIO Pins With Non-Zero Reset Values	
Table 9-7.	GPIO Register Map	
Table 9-8.	GPIO Pins With Non-Zero Reset Values	
Table 9-9.	GPIO Pins With Non-Zero Reset Values	
Table 9-10.	GPIO Pins With Non-Zero Reset Values	
Table 9-11.	GPIO Pins With Non-Zero Reset Values	
Table 9-12.	GPIO Pins With Non-Zero Reset Values	
Table 10-1.	Signals for External Peripheral Interface (100LQFP)	
Table 10-2.	Signals for External Peripheral Interface (108BGA)	
Table 10-3.	EPI SDRAM Signal Connections	
Table 10-4.	Capabilities of Host Bus 8 and Host Bus 16 Modes	
Table 10-5.	EPI Host-Bus 8 Signal Connections	
Table 10-6.	EPI Host-Bus 16 Signal Connections	
Table 10-7.	EPI General Purpose Signal Connections	
Table 10-8.	External Peripheral Interface (EPI) Register Map	
Table 11-1.	Available CCP Pins	
Table 11-2.	Signals for General-Purpose Timers (100LQFP)	
Table 11-3.	Signals for General-Purpose Timers (108BGA)	
Table 11-4.	General-Purpose Timer Capabilities	
Table 11-5.	16-Bit Timer With Prescaler Configurations	
Table 11-6.	Timers Register Map	
Table 12-1.	Watchdog Timers Register Map	
Table 13-1.	Signals for ADC (100LQFP)	
Table 13-2.	Signals for ADC (108BGA)	
Table 13-3.	Samples and FIFO Depth of Sequencers	
Table 13-4.	Differential Sampling Pairs	
Table 13-5.	ADC Register Map	
Table 14-1.	Signals for UART (100LQFP)	
Table 14-2.	Signals for UART (108BGA)	
Table 14-3.	Flow Control Mode	
Table 14-4	UART Register Man	710

Table 15-1.	Signals for SSI (100LQFP)	761
Table 15-2.	Signals for SSI (108BGA)	761
Table 15-3.	SSI Register Map	773
Table 16-1.	Signals for I2C (100LQFP)	803
Table 16-2.	Signals for I2C (108BGA)	803
Table 16-3.	Examples of I ² C Master Timer Period versus Speed Mode	807
Table 16-4.	Inter-Integrated Circuit (I ² C) Interface Register Map	817
Table 16-5.	Write Field Decoding for I2CMCS[3:0] Field	822
Table 17-1.	Signals for I2S (100LQFP)	841
Table 17-2.	Signals for I2S (108BGA)	841
Table 17-3.	I ² S Transmit FIFO Interface	
Table 17-4.	Crystal Frequency (Values from 3.5795 MHz to 5 MHz)	845
Table 17-5.	Crystal Frequency (Values from 5.12 MHz to 8.192 MHz)	845
Table 17-6.	Crystal Frequency (Values from 10 MHz to 14.3181 MHz)	846
Table 17-7.	Crystal Frequency (Values from 16 MHz to 16.384 MHz)	846
Table 17-8.	I ² S Receive FIFO Interface	848
Table 17-9.	Audio Formats Configuration	850
Table 17-10.	Inter-Integrated Circuit Sound (I ² S) Interface Register Map	851
Table 18-1.	Signals for Controller Area Network (100LQFP)	877
Table 18-2.	Signals for Controller Area Network (108BGA)	877
Table 18-3.	Message Object Configurations	883
Table 18-4.	CAN Protocol Ranges	890
Table 18-5.	CANBIT Register Values	890
Table 18-6.	CAN Register Map	894
Table 19-1.	Signals for Ethernet (100LQFP)	927
Table 19-2.	Signals for Ethernet (108BGA)	927
Table 19-3.	TX & RX FIFO Organization	930
Table 19-4.	Ethernet Register Map	937
Table 20-1.	Signals for USB (100LQFP)	985
Table 20-2.	Signals for USB (108BGA)	986
Table 20-3.	Remainder (MAXLOAD/4)	998
Table 20-4.	Actual Bytes Read	998
Table 20-5.	Packet Sizes That Clear RXRDY	998
Table 20-6.	Universal Serial Bus (USB) Controller Register Map	1000
Table 21-1.	Signals for Analog Comparators (100LQFP)	1124
Table 21-2.	Signals for Analog Comparators (108BGA)	1125
Table 21-3.	Internal Reference Voltage and ACREFCTL Field Values	1127
Table 21-4.	Analog Comparators Register Map	1128
Table 23-1.	GPIO Pins With Default Alternate Functions	1138
Table 23-2.	Signals by Pin Number	1139
Table 23-3.	Signals by Signal Name	1148
Table 23-4.	Signals by Function, Except for GPIO	
Table 23-5.	GPIO Pins and Alternate Functions	1164
Table 23-6.	Possible Pin Assignments for Alternate Functions	1167
Table 23-7.	Signals by Pin Number	1170
Table 23-8.	Signals by Signal Name	
Table 23-9.	Signals by Function, Except for GPIO	1188
Table 23-10.	GPIO Pins and Alternate Functions	1195

Table 23-11.	Possible Pin Assignments for Alternate Functions	1198
Table 23-12.	Connections for Unused Signals (100-pin LQFP)	1201
Table 23-13.	Connections for Unused Signals, 108-pin BGA	1202
Table 24-1.	Temperature Characteristics	1203
Table 24-2.	Thermal Characteristics	1203
Table 24-3.	ESD Absolute Maximum Ratings	1203
Table 25-1.	Maximum Ratings	1204
Table 25-2.	Recommended DC Operating Conditions	
Table 25-3.	LDO Regulator Characteristics	
Table 25-4.	Hibernation Module DC Characteristics	
Table 25-5.	Flash Memory Characteristics	1205
Table 25-6.	GPIO Module DC Characteristics	1206
Table 25-7.	USB Controller DC Characteristics	1206
Table 25-8.	Ethernet Controller DC Characteristics	1206
Table 25-9.	Nominal Power Consumption	1207
Table 25-10.	Detailed Current Specifications	
Table 25-11.	Hibernation Detailed Current Specifications	1208
Table 25-12.	External V _{DDC} Source Current Specifications	
Table 25-13.	Current Consumption vs. Frequency, PLL Bypassed	
Table 25-14.	Current Consumption vs. Frequency, Using PLL	
Table 25-15.	Phase Locked Loop (PLL) Characteristics	
Table 25-16.	Actual PLL Frequency	
Table 25-17.	PIOSC Clock Characteristics	
Table 25-18.	30-kHz Clock Characteristics	1213
Table 25-19.	Hibernation Clock Characteristics	
Table 25-20.	HIB Oscillator Input Characteristics	
Table 25-21.	Main Oscillator Clock Characteristics	
Table 25-22.	MOSC Oscillator Input Characteristics	
Table 25-23.	System Clock Characteristics with ADC Operation	
Table 25-24.	Power Characteristics	
Table 25-25.	JTAG Characteristics	
Table 25-26.	Reset Characteristics	
Table 25-27.	Sleep Modes AC Characteristics	
Table 25-28.	Hibernation Module AC Characteristics	
Table 25-29.	GPIO Characteristics	1220
Table 25-30.	EPI SDRAM Characteristics	1221
Table 25-31.	EPI SDRAM Interface Characteristics	1221
Table 25-32.	EPI Host-Bus 8 and Host-Bus 16 Interface Characteristics	1222
Table 25-33.	EPI General-Purpose Interface Characteristics	1224
Table 25-34.	ADC Characteristics	
Table 25-35.	ADC Module External Reference Characteristics	1227
Table 25-36.	ADC Module Internal Reference Characteristics	1227
Table 25-37.	SSI Characteristics	1227
Table 25-38.	I ² C Characteristics	
Table 25-39.	I ² S Master Clock (Receive and Transmit)	
Table 25-40.	I ² S Slave Clock (Receive and Transmit)	
Table 25-41.	I ² S Master Mode	
		1231

100BASE-TX Transmitter Characteristics	. 1231
100BASE-TX Transmitter Characteristics (informative)	. 1232
100BASE-TX Receiver Characteristics	1232
10BASE-T Transmitter Characteristics	1232
10BASE-T Transmitter Characteristics (informative)	. 1232
10BASE-T Receiver Characteristics	1233
Isolation Transformers	1233
Ethernet Reference Crystal	1233
External XTLP Oscillator Characteristics	1234
Analog Comparator Characteristics	. 1234
Analog Comparator Voltage Reference Characteristics	. 1234
Part Ordering Information	1284
	100BASE-TX Transmitter Characteristics (informative) 100BASE-TX Receiver Characteristics 10BASE-T Transmitter Characteristics 10BASE-T Transmitter Characteristics (informative) 10BASE-T Receiver Characteristics Isolation Transformers Ethernet Reference Crystal External XTLP Oscillator Characteristics Analog Comparator Characteristics Analog Comparator Voltage Reference Characteristics

List of Registers

The Cortex	-M3 Processor	75
Register 1:	Cortex General-Purpose Register 0 (R0)	82
Register 2:	Cortex General-Purpose Register 1 (R1)	82
Register 3:	Cortex General-Purpose Register 2 (R2)	82
Register 4:	Cortex General-Purpose Register 3 (R3)	82
Register 5:	Cortex General-Purpose Register 4 (R4)	82
Register 6:	Cortex General-Purpose Register 5 (R5)	82
Register 7:	Cortex General-Purpose Register 6 (R6)	
Register 8:	Cortex General-Purpose Register 7 (R7)	
Register 9:	Cortex General-Purpose Register 8 (R8)	
Register 10:	Cortex General-Purpose Register 9 (R9)	
Register 11:	Cortex General-Purpose Register 10 (R10)	
Register 12:	Cortex General-Purpose Register 11 (R11)	
Register 13:	Cortex General-Purpose Register 12 (R12)	
Register 14:	Stack Pointer (SP)	
Register 15:	Link Register (LR)	
Register 16:	Program Counter (PC)	
Register 17:	Program Status Register (PSR)	
Register 18:	Priority Mask Register (PRIMASK)	
Register 19:	Fault Mask Register (FAULTMASK)	
Register 20:	Base Priority Mask Register (BASEPRI)	
Register 21:	Control Register (CONTROL)	
	Peripherals	
Register 1:	SysTick Control and Status Register (STCTRL), offset 0x010	
Register 2:	SysTick Reload Value Register (STRELOAD), offset 0x014	
Register 3:	SysTick Current Value Register (STCURRENT), offset 0x018	
Register 4:	Interrupt 0-31 Set Enable (EN0), offset 0x100	
Register 5:	Interrupt 32-54 Set Enable (EN1), offset 0x104	
Register 6:	Interrupt 0-31 Clear Enable (DIS0), offset 0x180	
Register 7:	Interrupt 32-54 Clear Enable (DIS1), offset 0x184	
Register 8:	Interrupt 0-31 Set Pending (PEND0), offset 0x200	
Register 9:	Interrupt 32-54 Set Pending (PEND1), offset 0x204	
Register 10:	Interrupt 0-31 Clear Pending (UNPEND0), offset 0x280	
Register 11:	Interrupt 32-54 Clear Pending (UNPEND1), offset 0x284	
Register 12:	Interrupt 0-31 Active Bit (ACTIVE0), offset 0x300	
Register 13:	Interrupt 32-54 Active Bit (ACTIVE1), offset 0x304	
Register 14:	Interrupt 0-3 Priority (PRI0), offset 0x400	
Register 15:	Interrupt 4-7 Priority (PRI1), offset 0x404	
Register 16:	Interrupt 8-11 Priority (PRI2), offset 0x408	
Register 17:	Interrupt 12-15 Priority (PRI3), offset 0x40C	
Register 18:	Interrupt 16-19 Priority (PRI4), offset 0x410	
Register 19:	Interrupt 20-23 Priority (PRI5), offset 0x414	
Register 20:	Interrupt 24-27 Priority (PRI6), offset 0x418	
Register 21:	Indiana, and 00 04 Dalamita, (DDIZ) affect 0::440	4 4 4 4
Register 22:	Interrupt 28-31 Priority (PRI7), offset 0x41C	

Register 23:	Interrupt 36-39 Priority (PRI9), offset 0x424	143
Register 24:	Interrupt 40-43 Priority (PRI10), offset 0x428	143
Register 25:	Interrupt 44-47 Priority (PRI11), offset 0x42C	143
Register 26:	Interrupt 48-51 Priority (PRI12), offset 0x430	143
Register 27:	Interrupt 52-54 Priority (PRI13), offset 0x434	143
Register 28:	Software Trigger Interrupt (SWTRIG), offset 0xF00	145
Register 29:	Auxiliary Control (ACTLR), offset 0x008	146
Register 30:	CPU ID Base (CPUID), offset 0xD00	148
Register 31:	Interrupt Control and State (INTCTRL), offset 0xD04	149
Register 32:	Vector Table Offset (VTABLE), offset 0xD08	
Register 33:	Application Interrupt and Reset Control (APINT), offset 0xD0C	153
Register 34:	System Control (SYSCTRL), offset 0xD10	155
Register 35:	Configuration and Control (CFGCTRL), offset 0xD14	157
Register 36:	System Handler Priority 1 (SYSPRI1), offset 0xD18	159
Register 37:	System Handler Priority 2 (SYSPRI2), offset 0xD1C	160
Register 38:	System Handler Priority 3 (SYSPRI3), offset 0xD20	161
Register 39:	System Handler Control and State (SYSHNDCTRL), offset 0xD24	162
Register 40:	Configurable Fault Status (FAULTSTAT), offset 0xD28	166
Register 41:	Hard Fault Status (HFAULTSTAT), offset 0xD2C	172
Register 42:	Memory Management Fault Address (MMADDR), offset 0xD34	173
Register 43:	Bus Fault Address (FAULTADDR), offset 0xD38	
Register 44:	MPU Type (MPUTYPE), offset 0xD90	175
Register 45:	MPU Control (MPUCTRL), offset 0xD94	176
Register 46:	MPU Region Number (MPUNUMBER), offset 0xD98	178
Register 47:	MPU Region Base Address (MPUBASE), offset 0xD9C	179
Register 48:	MPU Region Base Address Alias 1 (MPUBASE1), offset 0xDA4	179
Register 49:	MPU Region Base Address Alias 2 (MPUBASE2), offset 0xDAC	179
Register 50:	MPU Region Base Address Alias 3 (MPUBASE3), offset 0xDB4	179
Register 51:	MPU Region Attribute and Size (MPUATTR), offset 0xDA0	181
Register 52:	MPU Region Attribute and Size Alias 1 (MPUATTR1), offset 0xDA8	181
Register 53:	MPU Region Attribute and Size Alias 2 (MPUATTR2), offset 0xDB0	181
Register 54:	MPU Region Attribute and Size Alias 3 (MPUATTR3), offset 0xDB8	181
System Co	ntrol	196
Register 1:	Device Identification 0 (DID0), offset 0x000	
Register 2:	Brown-Out Reset Control (PBORCTL), offset 0x030	
Register 3:	Raw Interrupt Status (RIS), offset 0x050	
Register 4:	Interrupt Mask Control (IMC), offset 0x054	
Register 5:	Masked Interrupt Status and Clear (MISC), offset 0x058	
Register 6:	Reset Cause (RESC), offset 0x05C	
Register 7:	Run-Mode Clock Configuration (RCC), offset 0x060	
Register 8:	XTAL to PLL Translation (PLLCFG), offset 0x064	
Register 9:	GPIO High-Performance Bus Control (GPIOHBCTL), offset 0x06C	
Register 10:	Run-Mode Clock Configuration 2 (RCC2), offset 0x070	
Register 11:	Main Oscillator Control (MOSCCTL), offset 0x07C	
Register 12:	Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144	
Register 13:	Precision Internal Oscillator Calibration (PIOSCCAL), offset 0x150	
Register 14:	Precision Internal Oscillator Statistics (PIOSCSTAT), offset 0x154	
Register 15:	I ² S MCLK Configuration (I2SMCLKCFG), offset 0x170	

Register 16:	Device Identification 1 (DID1), offset 0x004	244
Register 17:	Device Capabilities 0 (DC0), offset 0x008	246
Register 18:	Device Capabilities 1 (DC1), offset 0x010	247
Register 19:	Device Capabilities 2 (DC2), offset 0x014	249
Register 20:	Device Capabilities 3 (DC3), offset 0x018	251
Register 21:	Device Capabilities 4 (DC4), offset 0x01C	253
Register 22:	Device Capabilities 5 (DC5), offset 0x020	255
Register 23:	Device Capabilities 6 (DC6), offset 0x024	256
Register 24:	Device Capabilities 7 (DC7), offset 0x028	257
Register 25:	Device Capabilities 8 ADC Channels (DC8), offset 0x02C	261
Register 26:	Device Capabilities 9 ADC Digital Comparators (DC9), offset 0x190	263
Register 27:	Non-Volatile Memory Information (NVMSTAT), offset 0x1A0	265
Register 28:	Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100	266
Register 29:	Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110	269
Register 30:	Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120	272
Register 31:	Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104	274
Register 32:	Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114	
Register 33:	Deep-Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124	280
Register 34:	Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108	283
Register 35:	Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118	286
Register 36:	Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128	289
Register 37:	Software Reset Control 0 (SRCR0), offset 0x040	292
Register 38:	Software Reset Control 1 (SRCR1), offset 0x044	294
Register 39:	Software Reset Control 2 (SRCR2), offset 0x048	297
Hibernation	Module	299
Register 1:	Hibernation RTC Counter (HIBRTCC), offset 0x000	
-		
Register 2:	Hibernation RTC Match 0 (HIBRTCM0), offset 0x004	312
-	Hibernation RTC Match 0 (HIBRTCM0), offset 0x004	
-		313
Register 2: Register 3: Register 4: Register 5:	Hibernation RTC Match 1 (HIBRTCM1), offset 0x008	313 314
Register 3: Register 4:	Hibernation RTC Match 1 (HIBRTCM1), offset 0x008	313 314 315
Register 3: Register 4: Register 5:	Hibernation RTC Match 1 (HIBRTCM1), offset 0x008	313 314 315 318
Register 3: Register 4: Register 5: Register 6:	Hibernation RTC Match 1 (HIBRTCM1), offset 0x008	313 314 315 318
Register 3: Register 4: Register 5: Register 6: Register 7:	Hibernation RTC Match 1 (HIBRTCM1), offset 0x008	
Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9:	Hibernation RTC Match 1 (HIBRTCM1), offset 0x008 Hibernation RTC Load (HIBRTCLD), offset 0x00C Hibernation Control (HIBCTL), offset 0x010 Hibernation Interrupt Mask (HIBIM), offset 0x014 Hibernation Raw Interrupt Status (HIBRIS), offset 0x018 Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C	
Register 3: Register 4: Register 5: Register 6: Register 7: Register 8:	Hibernation RTC Match 1 (HIBRTCM1), offset 0x008 Hibernation RTC Load (HIBRTCLD), offset 0x00C Hibernation Control (HIBCTL), offset 0x010 Hibernation Interrupt Mask (HIBIM), offset 0x014 Hibernation Raw Interrupt Status (HIBRIS), offset 0x018 Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C Hibernation Interrupt Clear (HIBIC), offset 0x020	313 314 315 318 320 322 324
Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11:	Hibernation RTC Match 1 (HIBRTCM1), offset 0x008 Hibernation RTC Load (HIBRTCLD), offset 0x00C Hibernation Control (HIBCTL), offset 0x010 Hibernation Interrupt Mask (HIBIM), offset 0x014 Hibernation Raw Interrupt Status (HIBRIS), offset 0x018 Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C Hibernation Interrupt Clear (HIBIC), offset 0x020 Hibernation RTC Trim (HIBRTCT), offset 0x024 Hibernation Data (HIBDATA), offset 0x030-0x12C	313 314 315 318 320 322 324 325
Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Internal Me	Hibernation RTC Match 1 (HIBRTCM1), offset 0x008 Hibernation RTC Load (HIBRTCLD), offset 0x00C Hibernation Control (HIBCTL), offset 0x010 Hibernation Interrupt Mask (HIBIM), offset 0x014 Hibernation Raw Interrupt Status (HIBRIS), offset 0x018 Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C Hibernation Interrupt Clear (HIBIC), offset 0x020 Hibernation RTC Trim (HIBRTCT), offset 0x024 Hibernation Data (HIBDATA), offset 0x030-0x12C	313 314 315 318 320 322 324 325 326
Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Internal Me Register 1:	Hibernation RTC Match 1 (HIBRTCM1), offset 0x008 Hibernation RTC Load (HIBRTCLD), offset 0x00C Hibernation Control (HIBCTL), offset 0x010 Hibernation Interrupt Mask (HIBIM), offset 0x014 Hibernation Raw Interrupt Status (HIBRIS), offset 0x018 Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C Hibernation Interrupt Clear (HIBIC), offset 0x020 Hibernation RTC Trim (HIBRTCT), offset 0x024 Hibernation Data (HIBDATA), offset 0x030-0x12C mory Flash Memory Address (FMA), offset 0x000	313 314 315 318 320 322 324 325 326 326
Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Internal Me Register 1: Register 2:	Hibernation RTC Match 1 (HIBRTCM1), offset 0x008 Hibernation RTC Load (HIBRTCLD), offset 0x00C Hibernation Control (HIBCTL), offset 0x010 Hibernation Interrupt Mask (HIBIM), offset 0x014 Hibernation Raw Interrupt Status (HIBRIS), offset 0x018 Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C Hibernation Interrupt Clear (HIBIC), offset 0x020 Hibernation RTC Trim (HIBRTCT), offset 0x024 Hibernation Data (HIBDATA), offset 0x030-0x12C mory Flash Memory Address (FMA), offset 0x000 Flash Memory Data (FMD), offset 0x004	313 314 315 318 320 322 324 325 326 326 337
Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Internal Me Register 1: Register 2: Register 3:	Hibernation RTC Match 1 (HIBRTCM1), offset 0x008 Hibernation RTC Load (HIBRTCLD), offset 0x00C Hibernation Control (HIBCTL), offset 0x010 Hibernation Interrupt Mask (HIBIM), offset 0x014 Hibernation Raw Interrupt Status (HIBRIS), offset 0x018 Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C Hibernation Interrupt Clear (HIBIC), offset 0x020 Hibernation RTC Trim (HIBRTCT), offset 0x024 Hibernation Data (HIBDATA), offset 0x030-0x12C mory Flash Memory Address (FMA), offset 0x000 Flash Memory Data (FMD), offset 0x004 Flash Memory Control (FMC), offset 0x008	313 314 315 318 320 322 324 325 326 337 338
Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Internal Me Register 1: Register 2: Register 3: Register 4:	Hibernation RTC Match 1 (HIBRTCM1), offset 0x008 Hibernation RTC Load (HIBRTCLD), offset 0x00C Hibernation Control (HIBCTL), offset 0x010 Hibernation Interrupt Mask (HIBIM), offset 0x014 Hibernation Raw Interrupt Status (HIBRIS), offset 0x018 Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C Hibernation Interrupt Clear (HIBIC), offset 0x020 Hibernation RTC Trim (HIBRTCT), offset 0x024 Hibernation Data (HIBDATA), offset 0x030-0x12C mory Flash Memory Address (FMA), offset 0x000 Flash Memory Data (FMD), offset 0x004 Flash Memory Control (FMC), offset 0x008 Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C	313 314 315 318 320 322 324 325 326 326 337 338
Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Internal Me Register 1: Register 2: Register 3: Register 4: Register 5:	Hibernation RTC Match 1 (HIBRTCM1), offset 0x008 Hibernation RTC Load (HIBRTCLD), offset 0x00C Hibernation Control (HIBCTL), offset 0x010 Hibernation Interrupt Mask (HIBIM), offset 0x014 Hibernation Raw Interrupt Status (HIBRIS), offset 0x018 Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C Hibernation Interrupt Clear (HIBIC), offset 0x020 Hibernation RTC Trim (HIBRTCT), offset 0x024 Hibernation Data (HIBDATA), offset 0x030-0x12C mory Flash Memory Address (FMA), offset 0x000 Flash Memory Data (FMD), offset 0x004 Flash Memory Control (FMC), offset 0x008 Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C Flash Controller Interrupt Mask (FCIM), offset 0x010	313 314 315 318 320 322 324 325 326 337 337 338
Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Internal Me Register 1: Register 2: Register 3: Register 4: Register 5: Register 6:	Hibernation RTC Match 1 (HIBRTCM1), offset 0x008 Hibernation RTC Load (HIBRTCLD), offset 0x00C Hibernation Control (HIBCTL), offset 0x010 Hibernation Interrupt Mask (HIBIM), offset 0x014 Hibernation Raw Interrupt Status (HIBRIS), offset 0x018 Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C Hibernation Interrupt Clear (HIBIC), offset 0x020 Hibernation RTC Trim (HIBRTCT), offset 0x024 Hibernation Data (HIBDATA), offset 0x030-0x12C mory Flash Memory Address (FMA), offset 0x000 Flash Memory Data (FMD), offset 0x004 Flash Memory Control (FMC), offset 0x008 Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C Flash Controller Interrupt Mask (FCIM), offset 0x010 Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014	313 314 315 318 320 322 324 325 326 337 338 341 342
Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Internal Me Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7:	Hibernation RTC Match 1 (HIBRTCM1), offset 0x008 Hibernation RTC Load (HIBRTCLD), offset 0x00C Hibernation Control (HIBCTL), offset 0x010 Hibernation Interrupt Mask (HIBIM), offset 0x014 Hibernation Raw Interrupt Status (HIBRIS), offset 0x018 Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C Hibernation Interrupt Clear (HIBIC), offset 0x020 Hibernation RTC Trim (HIBRTCT), offset 0x024 Hibernation Data (HIBDATA), offset 0x030-0x12C mory Flash Memory Address (FMA), offset 0x000 Flash Memory Control (FMC), offset 0x008 Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C Flash Controller Interrupt Mask (FCIM), offset 0x010 Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014 Flash Memory Control 2 (FMC2), offset 0x020	313 314 315 318 320 322 324 325 326 337 338 341 342
Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Internal Me Register 1: Register 2: Register 2: Register 4: Register 5: Register 5: Register 6: Register 7: Register 8:	Hibernation RTC Match 1 (HIBRTCM1), offset 0x008 Hibernation RTC Load (HIBRTCLD), offset 0x00C Hibernation Control (HIBCTL), offset 0x010 Hibernation Interrupt Mask (HIBIM), offset 0x014 Hibernation Raw Interrupt Status (HIBRIS), offset 0x018 Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C Hibernation Interrupt Clear (HIBIC), offset 0x020 Hibernation RTC Trim (HIBRTCT), offset 0x024 Hibernation Data (HIBDATA), offset 0x030-0x12C mory Flash Memory Address (FMA), offset 0x000 Flash Memory Data (FMD), offset 0x004 Flash Memory Control (FMC), offset 0x008 Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C Flash Controller Interrupt Mask (FCIM), offset 0x010 Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014 Flash Memory Control 2 (FMC2), offset 0x020 Flash Write Buffer Valid (FWBVAL), offset 0x030	313 314 315 318 320 322 324 325 326 326 337 338 341 342 343
Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Internal Me Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7:	Hibernation RTC Match 1 (HIBRTCM1), offset 0x008 Hibernation RTC Load (HIBRTCLD), offset 0x00C Hibernation Control (HIBCTL), offset 0x010 Hibernation Interrupt Mask (HIBIM), offset 0x014 Hibernation Raw Interrupt Status (HIBRIS), offset 0x018 Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C Hibernation Interrupt Clear (HIBIC), offset 0x020 Hibernation RTC Trim (HIBRTCT), offset 0x024 Hibernation Data (HIBDATA), offset 0x030-0x12C mory Flash Memory Address (FMA), offset 0x000 Flash Memory Control (FMC), offset 0x008 Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C Flash Controller Interrupt Mask (FCIM), offset 0x010 Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014 Flash Memory Control 2 (FMC2), offset 0x020	313 314 315 318 320 322 324 325 326 327 338 337 338 341 342 343 344 345

Register 12:	Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200	
Register 13:	Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400	
Register 14:	Boot Configuration (BOOTCFG), offset 0x1D0	
Register 15:	User Register 0 (USER_REG0), offset 0x1E0	
Register 16:	User Register 1 (USER_REG1), offset 0x1E4	
Register 17:	User Register 2 (USER_REG2), offset 0x1E8	
Register 18:	User Register 3 (USER_REG3), offset 0x1EC	
Register 19:	Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204	
Register 20:	Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208	
Register 21:	Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C	
Register 22:	Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404	
Register 23:	Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408	
Register 24:	Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C	362
Micro Direc	ct Memory Access (µDMA)	363
Register 1:	DMA Channel Source Address End Pointer (DMASRCENDP), offset 0x000	386
Register 2:	DMA Channel Destination Address End Pointer (DMADSTENDP), offset 0x004	387
Register 3:	DMA Channel Control Word (DMACHCTL), offset 0x008	388
Register 4:	DMA Status (DMASTAT), offset 0x000	393
Register 5:	DMA Configuration (DMACFG), offset 0x004	395
Register 6:	DMA Channel Control Base Pointer (DMACTLBASE), offset 0x008	396
Register 7:	DMA Alternate Channel Control Base Pointer (DMAALTBASE), offset 0x00C	397
Register 8:	DMA Channel Wait-on-Request Status (DMAWAITSTAT), offset 0x010	398
Register 9:	DMA Channel Software Request (DMASWREQ), offset 0x014	
Register 10:	DMA Channel Useburst Set (DMAUSEBURSTSET), offset 0x018	400
Register 11:	DMA Channel Useburst Clear (DMAUSEBURSTCLR), offset 0x01C	401
Register 12:	DMA Channel Request Mask Set (DMAREQMASKSET), offset 0x020	
Register 13:	DMA Channel Request Mask Clear (DMAREQMASKCLR), offset 0x024	
Register 14:	DMA Channel Enable Set (DMAENASET), offset 0x028	
Register 15:	DMA Channel Enable Clear (DMAENACLR), offset 0x02C	
Register 16:	DMA Channel Primary Alternate Set (DMAALTSET), offset 0x030	
Register 17:	DMA Channel Primary Alternate Clear (DMAALTCLR), offset 0x034	
Register 18:	DMA Channel Priority Set (DMAPRIOSET), offset 0x038	
Register 19:	DMA Channel Priority Clear (DMAPRIOCLR), offset 0x03C	
Register 20:	DMA Bus Error Clear (DMAERRCLR), offset 0x04C	
Register 21:	DMA Channel Assignment (DMACHASGN), offset 0x500	
Register 22:	DMA Peripheral Identification 0 (DMAPeriphID0), offset 0xFE0	
Register 23:	DMA Peripheral Identification 1 (DMAPeriphID1), offset 0xFE4	
Register 24:	DMA Peripheral Identification 2 (DMAPeriphID2), offset 0xFE8	
Register 25:	DMA Peripheral Identification 3 (DMAPeriphID3), offset 0xFEC	
Register 26:	DMA Peripheral Identification 4 (DMAPeriphID4), offset 0xFD0	
Register 27:	DMA PrimeCell Identification 0 (DMAPCellID0), offset 0xFF0	
Register 28:	DMA PrimeCell Identification 1 (DMAPCellID1), offset 0xFF4	
Register 29:	DMA PrimeCell Identification 2 (DMAPCellID2), offset 0xFF8	
Register 30:	DMA PrimeCell Identification 3 (DMAPCellID3), offset 0xFFC	420
General-Pu	rpose Input/Outputs (GPIOs)	
Register 1:	GPIO Data (GPIODATA), offset 0x000	
Register 2:	GPIO Direction (GPIODIR), offset 0x400	436
Register 3:	GPIO Interrupt Sense (GPIOIS), offset 0x404	437

Register 4:	GPIO Interrupt Both Edges (GPIOIBE), offset 0x408	438
Register 5:	GPIO Interrupt Event (GPIOIEV), offset 0x40C	439
Register 6:	GPIO Interrupt Mask (GPIOIM), offset 0x410	440
Register 7:	GPIO Raw Interrupt Status (GPIORIS), offset 0x414	441
Register 8:	GPIO Masked Interrupt Status (GPIOMIS), offset 0x418	442
Register 9:	GPIO Interrupt Clear (GPIOICR), offset 0x41C	444
Register 10:	GPIO Alternate Function Select (GPIOAFSEL), offset 0x420	445
Register 11:	GPIO 2-mA Drive Select (GPIODR2R), offset 0x500	447
Register 12:	GPIO 4-mA Drive Select (GPIODR4R), offset 0x504	448
Register 13:	GPIO 8-mA Drive Select (GPIODR8R), offset 0x508	449
Register 14:	GPIO Open Drain Select (GPIOODR), offset 0x50C	450
Register 15:	GPIO Pull-Up Select (GPIOPUR), offset 0x510	451
Register 16:	GPIO Pull-Down Select (GPIOPDR), offset 0x514	453
Register 17:	GPIO Slew Rate Control Select (GPIOSLR), offset 0x518	455
Register 18:	GPIO Digital Enable (GPIODEN), offset 0x51C	456
Register 19:	GPIO Lock (GPIOLOCK), offset 0x520	458
Register 20:	GPIO Commit (GPIOCR), offset 0x524	459
Register 21:	GPIO Analog Mode Select (GPIOAMSEL), offset 0x528	461
Register 22:	GPIO Port Control (GPIOPCTL), offset 0x52C	463
Register 23:	GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0	465
Register 24:	GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4	466
Register 25:	GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8	467
Register 26:	GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC	468
Register 27:	GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0	469
Register 28:	GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4	470
Register 29:	GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8	471
Register 30:	GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC	472
Register 31:	GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0	473
Register 32:	GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4	474
Register 33:	GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8	475
Register 34:	GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC	476
External Pe	ripheral Interface (EPI)	477
Register 1:	EPI Configuration (EPICFG), offset 0x000	
Register 2:	EPI Main Baud Rate (EPIBAUD), offset 0x004	510
Register 3:	EPI SDRAM Configuration (EPISDRAMCFG), offset 0x010	512
Register 4:	EPI Host-Bus 8 Configuration (EPIHB8CFG), offset 0x010	
Register 5:	EPI Host-Bus 16 Configuration (EPIHB16CFG), offset 0x010	518
Register 6:	EPI General-Purpose Configuration (EPIGPCFG), offset 0x010	522
Register 7:	EPI Host-Bus 8 Configuration 2 (EPIHB8CFG2), offset 0x014	526
Register 8:	EPI Host-Bus 16 Configuration 2 (EPIHB16CFG2), offset 0x014	528
Register 9:	EPI General-Purpose Configuration 2 (EPIGPCFG2), offset 0x014	530
Register 10:	EPI Address Map (EPIADDRMAP), offset 0x01C	531
Register 11:	EPI Read Size 0 (EPIRSIZE0), offset 0x020	533
Register 12:	EPI Read Size 1 (EPIRSIZE1), offset 0x030	533
Register 13:	EPI Read Address 0 (EPIRADDR0), offset 0x024	534
Register 14:	EPI Read Address 1 (EPIRADDR1), offset 0x034	
Register 15:	EPI Non-Blocking Read Data 0 (EPIRPSTD0), offset 0x028	535
Register 16:	FPI Non-Blocking Read Data 1 (FPIRPSTD1) offset 0x038	535

Register 17:	EPI Status (EPISTAT), offset 0x060	537
Register 18:	EPI Read FIFO Count (EPIRFIFOCNT), offset 0x06C	539
Register 19:	EPI Read FIFO (EPIREADFIFO), offset 0x070	540
Register 20:	EPI Read FIFO Alias 1 (EPIREADFIFO1), offset 0x074	540
Register 21:	EPI Read FIFO Alias 2 (EPIREADFIFO2), offset 0x078	540
Register 22:	EPI Read FIFO Alias 3 (EPIREADFIFO3), offset 0x07C	540
Register 23:	EPI Read FIFO Alias 4 (EPIREADFIFO4), offset 0x080	540
Register 24:	EPI Read FIFO Alias 5 (EPIREADFIFO5), offset 0x084	540
Register 25:	EPI Read FIFO Alias 6 (EPIREADFIFO6), offset 0x088	540
Register 26:	EPI Read FIFO Alias 7 (EPIREADFIFO7), offset 0x08C	540
Register 27:	EPI FIFO Level Selects (EPIFIFOLVL), offset 0x200	
Register 28:	EPI Write FIFO Count (EPIWFIFOCNT), offset 0x204	543
Register 29:	EPI Interrupt Mask (EPIIM), offset 0x210	
Register 30:	EPI Raw Interrupt Status (EPIRIS), offset 0x214	
Register 31:	EPI Masked Interrupt Status (EPIMIS), offset 0x218	
Register 32:	EPI Error Interrupt Status and Clear (EPIEISC), offset 0x21C	548
General-Pu	rpose Timers	550
Register 1:	GPTM Configuration (GPTMCFG), offset 0x000	566
Register 2:	GPTM Timer A Mode (GPTMTAMR), offset 0x004	567
Register 3:	GPTM Timer B Mode (GPTMTBMR), offset 0x008	569
Register 4:	GPTM Control (GPTMCTL), offset 0x00C	571
Register 5:	GPTM Interrupt Mask (GPTMIMR), offset 0x018	574
Register 6:	GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C	576
Register 7:	GPTM Masked Interrupt Status (GPTMMIS), offset 0x020	
Register 8:	GPTM Interrupt Clear (GPTMICR), offset 0x024	582
Register 9:	GPTM Timer A Interval Load (GPTMTAILR), offset 0x028	584
Register 10:	GPTM Timer B Interval Load (GPTMTBILR), offset 0x02C	585
Register 11:	GPTM Timer A Match (GPTMTAMATCHR), offset 0x030	586
Register 12:	GPTM Timer B Match (GPTMTBMATCHR), offset 0x034	587
Register 13:	GPTM Timer A Prescale (GPTMTAPR), offset 0x038	588
Register 14:	GPTM Timer B Prescale (GPTMTBPR), offset 0x03C	589
Register 15:	GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040	
Register 16:	GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044	
Register 17:	GPTM Timer A (GPTMTAR), offset 0x048	592
Register 18:	,	593
Register 19:	GPTM Timer A Value (GPTMTAV), offset 0x050	
Register 20:	GPTM Timer B Value (GPTMTBV), offset 0x054	595
Watchdog 1	Timers	596
Register 1:	Watchdog Load (WDTLOAD), offset 0x000	
Register 2:	Watchdog Value (WDTVALUE), offset 0x004	601
Register 3:	Watchdog Control (WDTCTL), offset 0x008	602
Register 4:	Watchdog Interrupt Clear (WDTICR), offset 0x00C	604
Register 5:	Watchdog Raw Interrupt Status (WDTRIS), offset 0x010	605
Register 6:	Watchdog Masked Interrupt Status (WDTMIS), offset 0x014	606
Register 7:	Watchdog Test (WDTTEST), offset 0x418	
Register 8:	Watchdog Lock (WDTLOCK), offset 0xC00	
Register 9:	Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0	609
Register 10:	Watchdog Peripheral Identification 5 (WDTPeriphID5) offset 0xFD4	610

Register 11:	Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8	611
Register 12:	Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC	612
Register 13:	Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0	613
Register 14:	Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4	614
Register 15:	Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8	615
Register 16:	Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC	616
Register 17:	Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0	617
Register 18:	Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4	618
Register 19:	Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8	619
Register 20:	Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC	620
Analog-to-	Digital Converter (ADC)	621
Register 1:	ADC Active Sample Sequencer (ADCACTSS), offset 0x000	
Register 2:	ADC Raw Interrupt Status (ADCRIS), offset 0x004	
Register 3:	ADC Interrupt Mask (ADCIM), offset 0x008	645
Register 4:	ADC Interrupt Status and Clear (ADCISC), offset 0x00C	647
Register 5:	ADC Overflow Status (ADCOSTAT), offset 0x010	650
Register 6:	ADC Event Multiplexer Select (ADCEMUX), offset 0x014	652
Register 7:	ADC Underflow Status (ADCUSTAT), offset 0x018	
Register 8:	ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020	658
Register 9:	ADC Sample Phase Control (ADCSPC), offset 0x024	660
Register 10:	ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028	662
Register 11:	ADC Sample Averaging Control (ADCSAC), offset 0x030	664
Register 12:	ADC Digital Comparator Interrupt Status and Clear (ADCDCISC), offset 0x034	665
Register 13:	ADC Control (ADCCTL), offset 0x038	667
Register 14:	ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040	668
Register 15:	ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044	670
Register 16:	ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048	673
Register 17:	ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068	673
Register 18:	ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088	673
Register 19:	ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8	673
Register 20:	ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C	674
Register 21:	ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C	674
Register 22:	ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C	
Register 23:	ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC	
Register 24:	ADC Sample Sequence 0 Operation (ADCSSOP0), offset 0x050	676
Register 25:	ADC Sample Sequence 0 Digital Comparator Select (ADCSSDC0), offset 0x054	
Register 26:	ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060	
Register 27:	ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080	
Register 28:	ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064	
Register 29:	ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084	
Register 30:	ADC Sample Sequence 1 Operation (ADCSSOP1), offset 0x070	
Register 31:	ADC Sample Sequence 2 Operation (ADCSSOP2), offset 0x090	
Register 32:	ADC Sample Sequence 1 Digital Comparator Select (ADCSSDC1), offset 0x074	
Register 33:	ADC Sample Sequence 2 Digital Comparator Select (ADCSSDC2), offset 0x094	
Register 34:	ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0	
Register 35:	ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4	
Register 36:	ADC Sample Sequence 3 Operation (ADCSSOP3), offset 0x0B0	
Register 37:	ADC Sample Sequence 3 Digital Comparator Select (ADCSSDC3), offset 0x0R4	680

Register 38:	ADC Digital Comparator Reset Initial Conditions (ADCDCRIC), offset 0xD00	690
Register 39:	ADC Digital Comparator Control 0 (ADCDCCTL0), offset 0xE00	695
Register 40:	ADC Digital Comparator Control 1 (ADCDCCTL1), offset 0xE04	695
Register 41:	ADC Digital Comparator Control 2 (ADCDCCTL2), offset 0xE08	695
Register 42:	ADC Digital Comparator Control 3 (ADCDCCTL3), offset 0xE0C	695
Register 43:	ADC Digital Comparator Control 4 (ADCDCCTL4), offset 0xE10	695
Register 44:	ADC Digital Comparator Control 5 (ADCDCCTL5), offset 0xE14	695
Register 45:	ADC Digital Comparator Control 6 (ADCDCCTL6), offset 0xE18	
Register 46:	ADC Digital Comparator Control 7 (ADCDCCTL7), offset 0xE1C	695
Register 47:	ADC Digital Comparator Range 0 (ADCDCCMP0), offset 0xE40	697
Register 48:	ADC Digital Comparator Range 1 (ADCDCCMP1), offset 0xE44	
Register 49:	ADC Digital Comparator Range 2 (ADCDCCMP2), offset 0xE48	
Register 50:	ADC Digital Comparator Range 3 (ADCDCCMP3), offset 0xE4C	697
Register 51:	ADC Digital Comparator Range 4 (ADCDCCMP4), offset 0xE50	
Register 52:	ADC Digital Comparator Range 5 (ADCDCCMP5), offset 0xE54	
Register 53:	ADC Digital Comparator Range 6 (ADCDCCMP6), offset 0xE58	
Register 54:	ADC Digital Comparator Range 7 (ADCDCCMP7), offset 0xE5C	697
Universal A	synchronous Receivers/Transmitters (UARTs)	698
Register 1:	UART Data (UARTDR), offset 0x000	712
Register 2:	UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004	
Register 3:	UART Flag (UARTFR), offset 0x018	
Register 4:	UART IrDA Low-Power Register (UARTILPR), offset 0x020	720
Register 5:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024	721
Register 6:	UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028	722
Register 7:	UART Line Control (UARTLCRH), offset 0x02C	723
Register 8:	UART Control (UARTCTL), offset 0x030	
Register 9:	UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034	
Register 10:	UART Interrupt Mask (UARTIM), offset 0x038	
Register 11:	UART Raw Interrupt Status (UARTRIS), offset 0x03C	
Register 12:	UART Masked Interrupt Status (UARTMIS), offset 0x040	
Register 13:	UART Interrupt Clear (UARTICR), offset 0x044	
Register 14:	UART DMA Control (UARTDMACTL), offset 0x048	
Register 15:	UART LIN Control (UARTLCTL), offset 0x090	
Register 16:	UART LIN Snap Shot (UARTLSS), offset 0x094	
Register 17:	UART LIN Timer (UARTLTIM), offset 0x098	
Register 18:	UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0	
Register 19:	UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4	
Register 20:	UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8	
Register 21:	UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC	
Register 22:	UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0	
Register 23:	UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4	
Register 24:	UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8	
Register 25:	UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC	
Register 26:	UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0	
Register 27:	UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4	
Register 28:	UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8	
Register 29:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC	758

Synchrono	us Serial Interface (SSI)	759
Register 1:	SSI Control 0 (SSICR0), offset 0x000	775
Register 2:	SSI Control 1 (SSICR1), offset 0x004	777
Register 3:	SSI Data (SSIDR), offset 0x008	779
Register 4:	SSI Status (SSISR), offset 0x00C	780
Register 5:	SSI Clock Prescale (SSICPSR), offset 0x010	782
Register 6:	SSI Interrupt Mask (SSIIM), offset 0x014	783
Register 7:	SSI Raw Interrupt Status (SSIRIS), offset 0x018	
Register 8:	SSI Masked Interrupt Status (SSIMIS), offset 0x01C	786
Register 9:	SSI Interrupt Clear (SSIICR), offset 0x020	
Register 10:	SSI DMA Control (SSIDMACTL), offset 0x024	789
Register 11:	SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0	790
Register 12:	SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4	791
Register 13:	SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8	792
Register 14:	SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC	793
Register 15:	SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0	794
Register 16:	SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4	795
Register 17:	SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8	
Register 18:	SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC	797
Register 19:	SSI PrimeCell Identification 0 (SSIPCelIID0), offset 0xFF0	798
Register 20:	SSI PrimeCell Identification 1 (SSIPCelIID1), offset 0xFF4	799
Register 21:	SSI PrimeCell Identification 2 (SSIPCelIID2), offset 0xFF8	800
Register 22:	SSI PrimeCell Identification 3 (SSIPCelIID3), offset 0xFFC	801
Inter-Integr	ated Circuit (I ² C) Interface	802
Register 1:	I ² C Master Slave Address (I2CMSA), offset 0x000	
Register 2:	I ² C Master Control/Status (I2CMCS), offset 0x004	
Register 3:	I ² C Master Data (I2CMDR), offset 0x008	
Register 4:	I ² C Master Timer Period (I2CMTPR), offset 0x00C	
Register 5:	I ² C Master Interrupt Mask (I2CMIMR), offset 0x010	
Register 6:	I ² C Master Raw Interrupt Status (I2CMRIS), offset 0x014	
Register 7:	I ² C Master Masked Interrupt Status (I2CMMIS), offset 0x014	
Register 8:	I ² C Master Interrupt Clear (I2CMICR), offset 0x01C	
•		
Register 9:	I ² C Master Configuration (I2CMCR), offset 0x020	
Register 10:	I ² C Slave Own Address (I2CSOAR), offset 0x800	
Register 11:	I ² C Slave Control/Status (I2CSCSR), offset 0x804	
Register 12:	I ² C Slave Data (I2CSDR), offset 0x808	
Register 13:	I ² C Slave Interrupt Mask (I2CSIMR), offset 0x80C	
Register 14:	I ² C Slave Raw Interrupt Status (I2CSRIS), offset 0x810	
Register 15:	I ² C Slave Masked Interrupt Status (I2CSMIS), offset 0x814	
Register 16:	I ² C Slave Interrupt Clear (I2CSICR), offset 0x818	838
Inter-Integr	ated Circuit Sound (I ² S) Interface	839
Register 1:	I ² S Transmit FIFO Data (I2STXFIFO), offset 0x000	
Register 2:	I ² S Transmit FIFO Configuration (I2STXFIFOCFG), offset 0x004	
Register 3:	I ² S Transmit Module Configuration (I2STXCFG), offset 0x008	
Register 4:	I ² S Transmit FIFO Limit (I2STXLIMIT), offset 0x00C	
Register 5:	I ² S Transmit Interrupt Status and Mask (I2STXISM), offset 0x010	
Register 6:	I ² S Transmit FIFO Level (I2STXLFV) offset 0x018	858

Register 7:	I ² S Receive FIFO Data (I2SRXFIFO), offset 0x800	859
Register 8:	I ² S Receive FIFO Configuration (I2SRXFIFOCFG), offset 0x804	860
Register 9:	I ² S Receive Module Configuration (I2SRXCFG), offset 0x808	861
Register 10:	I ² S Receive FIFO Limit (I2SRXLIMIT), offset 0x80C	863
Register 11:	I ² S Receive Interrupt Status and Mask (I2SRXISM), offset 0x810	864
Register 12:	I ² S Receive FIFO Level (I2SRXLEV), offset 0x818	
Register 13:	I ² S Module Configuration (I2SCFG), offset 0xC00	
Register 14:	I ² S Interrupt Mask (I2SIM), offset 0xC10	
Register 15:	I ² S Raw Interrupt Status (I2SRIS), offset 0xC14	
Register 16:	I ² S Masked Interrupt Status (I2SMIS), offset 0xC18	
Register 17:	I ² S Interrupt Clear (I2SIC), offset 0xC1C	
Controller /	Area Network (CAN) Module	875
Register 1:	CAN Control (CANCTL), offset 0x000	
Register 2:	CAN Status (CANSTS), offset 0x004	
Register 3:	CAN Error Counter (CANERR), offset 0x008	
Register 4:	CAN Bit Timing (CANBIT), offset 0x00C	
Register 5:	CAN Interrupt (CANINT), offset 0x010	
Register 6:	CAN Test (CANTST), offset 0x014	904
Register 7:	CAN Baud Rate Prescaler Extension (CANBRPE), offset 0x018	906
Register 8:	CAN IF1 Command Request (CANIF1CRQ), offset 0x020	907
Register 9:	CAN IF2 Command Request (CANIF2CRQ), offset 0x080	907
Register 10:	CAN IF1 Command Mask (CANIF1CMSK), offset 0x024	908
Register 11:	CAN IF2 Command Mask (CANIF2CMSK), offset 0x084	908
Register 12:	CAN IF1 Mask 1 (CANIF1MSK1), offset 0x028	911
Register 13:	CAN IF2 Mask 1 (CANIF2MSK1), offset 0x088	911
Register 14:	CAN IF1 Mask 2 (CANIF1MSK2), offset 0x02C	912
Register 15:	CAN IF2 Mask 2 (CANIF2MSK2), offset 0x08C	
Register 16:	CAN IF1 Arbitration 1 (CANIF1ARB1), offset 0x030	
Register 17:	CAN IF2 Arbitration 1 (CANIF2ARB1), offset 0x090	
Register 18:	CAN IF1 Arbitration 2 (CANIF1ARB2), offset 0x034	
Register 19:	CAN IF2 Arbitration 2 (CANIF2ARB2), offset 0x094	
Register 20:	CAN IF1 Message Control (CANIF1MCTL), offset 0x038	
Register 21:	CAN IF2 Message Control (CANIF2MCTL), offset 0x098	
Register 22:	CAN IF1 Data A1 (CANIF1DA1), offset 0x03C	
Register 23:	CAN IF1 Data A2 (CANIF1DA2), offset 0x040	
Register 24:	CAN IF1 Data B1 (CANIF1DB1), offset 0x044	
Register 25:	CAN IF1 Data B2 (CANIF1DB2), offset 0x048	
Register 26:	CAN IF2 Data A1 (CANIF2DA1), offset 0x09C	
Register 27:	CAN IF2 Data A2 (CANIF2DA2), offset 0x0A0	
Register 28:	CAN IF2 Data B1 (CANIF2DB1), offset 0x0A4	
Register 29:	CAN IF2 Data B2 (CANIF2DB2), offset 0x0A8	
Register 30:	CAN Transmission Request 1 (CANTXRQ1), offset 0x100	
Register 31:	CAN Transmission Request 2 (CANTXRQ2), offset 0x104	
Register 32:	CAN New Data 1 (CANNWDA1), offset 0x120	
Register 33:	CAN New Data 2 (CANNWDA2), offset 0x124	
Register 34:	CAN Message 1 Interrupt Pending (CANMSG1INT), offset 0x140	
Register 35:	CAN Message 2 Interrupt Pending (CANMSG2INT), offset 0x144	
Register 36:	CAN Message 1 Valid (CANMSG1VAL), offset 0x160	924

Register 37:	CAN Message 2 Valid (CANMSG2VAL), offset 0x164	. 924
Ethernet Co	ontroller	925
Register 1:	Ethernet MAC Raw Interrupt Status/Acknowledge (MACRIS/MACIACK), offset 0x000	. 939
Register 2:	Ethernet MAC Interrupt Mask (MACIM), offset 0x004	942
Register 3:	Ethernet MAC Receive Control (MACRCTL), offset 0x008	944
Register 4:	Ethernet MAC Transmit Control (MACTCTL), offset 0x00C	946
Register 5:	Ethernet MAC Data (MACDATA), offset 0x010	948
Register 6:	Ethernet MAC Individual Address 0 (MACIA0), offset 0x014	950
Register 7:	Ethernet MAC Individual Address 1 (MACIA1), offset 0x018	
Register 8:	Ethernet MAC Threshold (MACTHR), offset 0x01C	952
Register 9:	Ethernet MAC Management Control (MACMCTL), offset 0x020	954
Register 10:	Ethernet MAC Management Divider (MACMDV), offset 0x024	956
Register 11:	Ethernet MAC Management Transmit Data (MACMTXD), offset 0x02C	
Register 12:	Ethernet MAC Management Receive Data (MACMRXD), offset 0x030	. 958
Register 13:	Ethernet MAC Number of Packets (MACNP), offset 0x034	
Register 14:	Ethernet MAC Transmission Request (MACTR), offset 0x038	
Register 15:	Ethernet MAC LED Encoding (MACLED), offset 0x040	
Register 16:	Ethernet PHY MDIX (MDIX), offset 0x044	
Register 17:	Ethernet PHY Management Register 0 – Control (MR0), address 0x00	
Register 18:	Ethernet PHY Management Register 1 – Status (MR1), address 0x01	
Register 19:	Ethernet PHY Management Register 2 – PHY Identifier 1 (MR2), address 0x02	
Register 20:	Ethernet PHY Management Register 3 – PHY Identifier 2 (MR3), address 0x03	
Register 21:	Ethernet PHY Management Register 4 – Auto-Negotiation Advertisement (MR4), address 0x04	970
Register 22:	Ethernet PHY Management Register 5 – Auto-Negotiation Link Partner Base Page Ability (MR5), address 0x05	972
Register 23:	Ethernet PHY Management Register 6 – Auto-Negotiation Expansion (MR6), address 0x06	974
Register 24:	Ethernet PHY Management Register 16 – Vendor-Specific (MR16), address 0x10	
Register 25:	Ethernet PHY Management Register 17 – Mode Control/Status (MR17), address 0x11	
Register 26:	Ethernet PHY Management Register 27 – Special Control/Status (MR27), address 0x1B	
Register 27:	Ethernet PHY Management Register 29 – Interrupt Status (MR29), address 0x1D	
Register 28:	Ethernet PHY Management Register 30 – Interrupt Mask (MR30), address 0x1E	
Register 29:	Ethernet PHY Management Register 31 – PHY Special Control/Status (MR31), address	
_	0x1F	
Universal S	erial Bus (USB) Controller	
Register 1:	USB Device Functional Address (USBFADDR), offset 0x000	
Register 2:	USB Power (USBPOWER), offset 0x001	
Register 3:	USB Transmit Interrupt Status (USBTXIS), offset 0x002	1016
Register 4:	USB Receive Interrupt Status (USBRXIS), offset 0x004	1018
Register 5:	USB Transmit Interrupt Enable (USBTXIE), offset 0x006	1020
Register 6:	USB Receive Interrupt Enable (USBRXIE), offset 0x008	1022
Register 7:	USB General Interrupt Status (USBIS), offset 0x00A	1024
Register 8:	USB Interrupt Enable (USBIE), offset 0x00B	1027
Register 9:	USB Frame Value (USBFRAME), offset 0x00C	1030
Register 10:	USB Endpoint Index (USBEPIDX), offset 0x00E	1031
Register 11:	USB Test Mode (USBTEST), offset 0x00F	1032

Register 12:	USB FIFO Endpoint 0 (USBFIFO0), offset 0x020	
Register 13:	USB FIFO Endpoint 1 (USBFIFO1), offset 0x024	1034
Register 14:	USB FIFO Endpoint 2 (USBFIFO2), offset 0x028	1034
Register 15:	USB FIFO Endpoint 3 (USBFIFO3), offset 0x02C	1034
Register 16:	USB FIFO Endpoint 4 (USBFIFO4), offset 0x030	1034
Register 17:	USB FIFO Endpoint 5 (USBFIFO5), offset 0x034	1034
Register 18:	USB FIFO Endpoint 6 (USBFIFO6), offset 0x038	1034
Register 19:	USB FIFO Endpoint 7 (USBFIFO7), offset 0x03C	1034
Register 20:	USB FIFO Endpoint 8 (USBFIFO8), offset 0x040	1034
Register 21:	USB FIFO Endpoint 9 (USBFIFO9), offset 0x044	
Register 22:	USB FIFO Endpoint 10 (USBFIFO10), offset 0x048	
Register 23:	USB FIFO Endpoint 11 (USBFIFO11), offset 0x04C	
Register 24:	USB FIFO Endpoint 12 (USBFIFO12), offset 0x050	
Register 25:	USB FIFO Endpoint 13 (USBFIFO13), offset 0x054	
Register 26:	USB FIFO Endpoint 14 (USBFIFO14), offset 0x058	
Register 27:	USB FIFO Endpoint 15 (USBFIFO15), offset 0x05C	
Register 28:	USB Device Control (USBDEVCTL), offset 0x060	
Register 29:	USB Transmit Dynamic FIFO Sizing (USBTXFIFOSZ), offset 0x062	
Register 30:	USB Receive Dynamic FIFO Sizing (USBRXFIFOSZ), offset 0x063	
Register 31:	USB Transmit FIFO Start Address (USBTXFIFOADD), offset 0x064	
Register 32:	USB Receive FIFO Start Address (USBRXFIFOADD), offset 0x066	
Register 33:	USB Connect Timing (USBCONTIM), offset 0x07A	
Register 34:	USB OTG VBUS Pulse Timing (USBVPLEN), offset 0x07B	
Register 35:	USB Full-Speed Last Transaction to End of Frame Timing (USBFSEOF), offset 0x07D	
Register 36:	USB Low-Speed Last Transaction to End of Frame Timing (USBLSEOF), offset 0x07E.	
Register 37:	USB Transmit Functional Address Endpoint 0 (USBTXFUNCADDR0), offset 0x080	
Register 37:	USB Transmit Functional Address Endpoint 1 (USBTXFUNCADDR1), offset 0x088	
-	USB Transmit Functional Address Endpoint 2 (USBTXFUNCADDR2), offset 0x090	
Register 39:	· · · · · · · · · · · · · · · · · · ·	
Register 40:	USB Transmit Functional Address Endpoint 3 (USBTXFUNCADDR3), offset 0x098	
Register 41:	USB Transmit Functional Address Endpoint 4 (USBTXFUNCADDR4), offset 0x0A0	
Register 42:	USB Transmit Functional Address Endpoint 5 (USBTXFUNCADDR5), offset 0x0A8	
Register 43:	USB Transmit Functional Address Endpoint 6 (USBTXFUNCADDR6), offset 0x0B0	
Register 44:	USB Transmit Functional Address Endpoint 7 (USBTXFUNCADDR7), offset 0x0B8	
Register 45:	USB Transmit Functional Address Endpoint 8 (USBTXFUNCADDR8), offset 0x0C0	
Register 46:	USB Transmit Functional Address Endpoint 9 (USBTXFUNCADDR9), offset 0x0C8	
Register 47:	USB Transmit Functional Address Endpoint 10 (USBTXFUNCADDR10), offset 0x0D0	
Register 48:	USB Transmit Functional Address Endpoint 11 (USBTXFUNCADDR11), offset 0x0D8	
Register 49:	USB Transmit Functional Address Endpoint 12 (USBTXFUNCADDR12), offset 0x0E0	
Register 50:	USB Transmit Functional Address Endpoint 13 (USBTXFUNCADDR13), offset 0x0E8	
Register 51:	USB Transmit Functional Address Endpoint 14 (USBTXFUNCADDR14), offset 0x0F0	
Register 52:	USB Transmit Functional Address Endpoint 15 (USBTXFUNCADDR15), offset 0x0F8	
Register 53:	USB Transmit Hub Address Endpoint 0 (USBTXHUBADDR0), offset 0x082	
Register 54:	USB Transmit Hub Address Endpoint 1 (USBTXHUBADDR1), offset 0x08A	
Register 55:	USB Transmit Hub Address Endpoint 2 (USBTXHUBADDR2), offset 0x092	
Register 56:	USB Transmit Hub Address Endpoint 3 (USBTXHUBADDR3), offset 0x09A	
Register 57:	USB Transmit Hub Address Endpoint 4 (USBTXHUBADDR4), offset 0x0A2	1046
Register 58:	USB Transmit Hub Address Endpoint 5 (USBTXHUBADDR5), offset 0x0AA	1046
Register 59:	USB Transmit Hub Address Endpoint 6 (USBTXHUBADDR6), offset 0x0B2	1046

Register 60:	USB Transmit Hub Address Endpoint 7 (USBTXHUBADDR7), offset 0x0BA	1046
Register 61:	USB Transmit Hub Address Endpoint 8 (USBTXHUBADDR8), offset 0x0C2	1046
Register 62:	USB Transmit Hub Address Endpoint 9 (USBTXHUBADDR9), offset 0x0CA	1046
Register 63:	USB Transmit Hub Address Endpoint 10 (USBTXHUBADDR10), offset 0x0D2	1046
Register 64:	USB Transmit Hub Address Endpoint 11 (USBTXHUBADDR11), offset 0x0DA	
Register 65:	USB Transmit Hub Address Endpoint 12 (USBTXHUBADDR12), offset 0x0E2	1046
Register 66:	USB Transmit Hub Address Endpoint 13 (USBTXHUBADDR13), offset 0x0EA	
Register 67:	USB Transmit Hub Address Endpoint 14 (USBTXHUBADDR14), offset 0x0F2	
Register 68:	USB Transmit Hub Address Endpoint 15 (USBTXHUBADDR15), offset 0x0FA	
Register 69:	USB Transmit Hub Port Endpoint 0 (USBTXHUBPORT0), offset 0x083	
Register 70:	USB Transmit Hub Port Endpoint 1 (USBTXHUBPORT1), offset 0x08B	
Register 71:	USB Transmit Hub Port Endpoint 2 (USBTXHUBPORT2), offset 0x093	
Register 72:	USB Transmit Hub Port Endpoint 3 (USBTXHUBPORT3), offset 0x09B	
Register 73:	USB Transmit Hub Port Endpoint 4 (USBTXHUBPORT4), offset 0x0A3	
Register 74:	USB Transmit Hub Port Endpoint 5 (USBTXHUBPORT5), offset 0x0AB	
Register 75:	USB Transmit Hub Port Endpoint 6 (USBTXHUBPORT6), offset 0x0B3	
Register 76:	USB Transmit Hub Port Endpoint 7 (USBTXHUBPORT7), offset 0x0BB	
Register 77:	USB Transmit Hub Port Endpoint 8 (USBTXHUBPORT8), offset 0x0C3	
Register 78:	USB Transmit Hub Port Endpoint 9 (USBTXHUBPORT9), offset 0x0CB	
Register 79:	USB Transmit Hub Port Endpoint 10 (USBTXHUBPORT10), offset 0x0D3	
Register 80:	USB Transmit Hub Port Endpoint 11 (USBTXHUBPORT11), offset 0x0DB	
Register 81:	USB Transmit Hub Port Endpoint 12 (USBTXHUBPORT12), offset 0x0E3	
Register 82:	USB Transmit Hub Port Endpoint 13 (USBTXHUBPORT13), offset 0x0EB	
Register 83:	USB Transmit Hub Port Endpoint 14 (USBTXHUBPORT14), offset 0x0F3	
Register 84:	USB Transmit Hub Port Endpoint 15 (USBTXHUBPORT15), offset 0x0FB	
Register 85:	USB Receive Functional Address Endpoint 1 (USBRXFUNCADDR1), offset 0x08C	
Register 86:	USB Receive Functional Address Endpoint 2 (USBRXFUNCADDR2), offset 0x094	
Register 87:	USB Receive Functional Address Endpoint 3 (USBRXFUNCADDR3), offset 0x09C	
Register 88:	USB Receive Functional Address Endpoint 4 (USBRXFUNCADDR4), offset 0x0A4	
Register 89:	USB Receive Functional Address Endpoint 5 (USBRXFUNCADDR5), offset 0x0AC	
Register 90:	USB Receive Functional Address Endpoint 6 (USBRXFUNCADDR6), offset 0x0B4	
Register 91:	USB Receive Functional Address Endpoint 7 (USBRXFUNCADDR7), offset 0x0BC	
Register 92:	USB Receive Functional Address Endpoint 8 (USBRXFUNCADDR8), offset 0x0C4	
Register 93:	USB Receive Functional Address Endpoint 9 (USBRXFUNCADDR9), offset 0x0CC	
Register 94:	USB Receive Functional Address Endpoint 10 (USBRXFUNCADDR10), offset 0x0D4	
Register 95:	USB Receive Functional Address Endpoint 11 (USBRXFUNCADDR11), offset 0x0DC	1050
Register 96:	USB Receive Functional Address Endpoint 12 (USBRXFUNCADDR12), offset 0x0E4	
Register 97:	USB Receive Functional Address Endpoint 13 (USBRXFUNCADDR13), offset 0x0EC	1050
Register 98:	USB Receive Functional Address Endpoint 14 (USBRXFUNCADDR14), offset 0x0F4	1050
Register 99:	USB Receive Functional Address Endpoint 15 (USBRXFUNCADDR15), offset 0x0FC	
•	USB Receive Hub Address Endpoint 1 (USBRXHUBADDR1), offset 0x08E	
-	USB Receive Hub Address Endpoint 2 (USBRXHUBADDR2), offset 0x096	
-	USB Receive Hub Address Endpoint 3 (USBRXHUBADDR3), offset 0x09E	
•	USB Receive Hub Address Endpoint 4 (USBRXHUBADDR4), offset 0x0A6	
-	USB Receive Hub Address Endpoint 5 (USBRXHUBADDR5), offset 0x0AE	
-	USB Receive Hub Address Endpoint 6 (USBRXHUBADDR6), offset 0x0B6	
-	USB Receive Hub Address Endpoint 7 (USBRXHUBADDR7), offset 0x0BE	
-	USB Receive Hub Address Endpoint 8 (USBRXHUBADDR8), offset 0x0C6	

Register 108:	USB Receive Hub Address Endpoint 9 (USBRXHUBADDR9), offset 0x0CE	1052
Register 109:	USB Receive Hub Address Endpoint 10 (USBRXHUBADDR10), offset 0x0D6	1052
Register 110:	USB Receive Hub Address Endpoint 11 (USBRXHUBADDR11), offset 0x0DE	1052
Register 111:	USB Receive Hub Address Endpoint 12 (USBRXHUBADDR12), offset 0x0E6	1052
Register 112:	USB Receive Hub Address Endpoint 13 (USBRXHUBADDR13), offset 0x0EE	1052
Register 113:	USB Receive Hub Address Endpoint 14 (USBRXHUBADDR14), offset 0x0F6	1052
Register 114:	USB Receive Hub Address Endpoint 15 (USBRXHUBADDR15), offset 0x0FE	1052
-	USB Receive Hub Port Endpoint 1 (USBRXHUBPORT1), offset 0x08F	
-	USB Receive Hub Port Endpoint 2 (USBRXHUBPORT2), offset 0x097	
-	USB Receive Hub Port Endpoint 3 (USBRXHUBPORT3), offset 0x09F	
	USB Receive Hub Port Endpoint 4 (USBRXHUBPORT4), offset 0x0A7	
	USB Receive Hub Port Endpoint 5 (USBRXHUBPORT5), offset 0x0AF	
-	USB Receive Hub Port Endpoint 6 (USBRXHUBPORT6), offset 0x0B7	
	USB Receive Hub Port Endpoint 7 (USBRXHUBPORT7), offset 0x0BF	
-	USB Receive Hub Port Endpoint 8 (USBRXHUBPORT8), offset 0x0C7	
-	USB Receive Hub Port Endpoint 9 (USBRXHUBPORT9), offset 0x0CF	
-	USB Receive Hub Port Endpoint 10 (USBRXHUBPORT10), offset 0x0D7	
•	USB Receive Hub Port Endpoint 11 (USBRXHUBPORT11), offset 0x0DF	
-	USB Receive Hub Port Endpoint 12 (USBRXHUBPORT12), offset 0x0E7	
•	USB Receive Hub Port Endpoint 13 (USBRXHUBPORT13), offset 0x0EF	
•	USB Receive Hub Port Endpoint 14 (USBRXHUBPORT14), offset 0x0F7	
-	USB Receive Hub Port Endpoint 15 (USBRXHUBPORT15), offset 0x0FF	
	USB Maximum Transmit Data Endpoint 1 (USBTXMAXP1), offset 0x110	
	USB Maximum Transmit Data Endpoint 2 (USBTXMAXP2), offset 0x120	
	USB Maximum Transmit Data Endpoint 3 (USBTXMAXP3), offset 0x130	
	USB Maximum Transmit Data Endpoint 4 (USBTXMAXP4), offset 0x140	
-	USB Maximum Transmit Data Endpoint 5 (USBTXMAXP5), offset 0x150	
-	USB Maximum Transmit Data Endpoint 6 (USBTXMAXP6), offset 0x160	
	USB Maximum Transmit Data Endpoint 7 (USBTXMAXP7), offset 0x170	
	USB Maximum Transmit Data Endpoint 8 (USBTXMAXP8), offset 0x180	
	USB Maximum Transmit Data Endpoint 9 (USBTXMAXP9), offset 0x190	
	USB Maximum Transmit Data Endpoint 10 (USBTXMAXP10), offset 0x1A0	
-	USB Maximum Transmit Data Endpoint 11 (USBTXMAXP11), offset 0x1B0	
	USB Maximum Transmit Data Endpoint 12 (USBTXMAXP12), offset 0x1C0	
	USB Maximum Transmit Data Endpoint 13 (USBTXMAXP13), offset 0x1D0	
	USB Maximum Transmit Data Endpoint 14 (USBTXMAXP14), offset 0x1E0	
-	USB Maximum Transmit Data Endpoint 15 (USBTXMAXP15), offset 0x1F0	
•	USB Control and Status Endpoint 0 Low (USBCSRL0), offset 0x102	
•	USB Control and Status Endpoint 0 High (USBCSRH0), offset 0x103	
-	USB Receive Byte Count Endpoint 0 (USBCOUNT0), offset 0x108	
-	USB Type Endpoint 0 (USBTYPE0), offset 0x10A	
	USB NAK Limit (USBNAKLMT), offset 0x10B	
	USB Transmit Control and Status Endpoint 1 Low (USBTXCSRL1), offset 0x112	
-	USB Transmit Control and Status Endpoint 1 Low (USBTXCSRL1), offset 0x112	
•	USB Transmit Control and Status Endpoint 2 Low (USBTXCSRL2), offset 0x122	
_	USB Transmit Control and Status Endpoint 3 Low (USBTXCSRL4), offset 0x132	
-	USB Transmit Control and Status Endpoint 4 Low (USBTXCSRL4), offset 0x142	
-	USB Transmit Control and Status Endpoint 5 Low (USBTXCSRL5), offset 0x152	
NGUISICE 100.	- DOD TRANSHIR CUHLIULAHU SIALUS EHUDUHLU EUW LUSD LAGSAEUT. UHSEL UX 102	1007

Register 156:	USB Transmit Control and Status Endpoint 7 Low (USBTXCSRL7), offset 0x172	1067
Register 157:	USB Transmit Control and Status Endpoint 8 Low (USBTXCSRL8), offset 0x182	1067
Register 158:	USB Transmit Control and Status Endpoint 9 Low (USBTXCSRL9), offset 0x192	1067
Register 159:	USB Transmit Control and Status Endpoint 10 Low (USBTXCSRL10), offset 0x1A2	1067
Register 160:	USB Transmit Control and Status Endpoint 11 Low (USBTXCSRL11), offset 0x1B2	1067
Register 161:	USB Transmit Control and Status Endpoint 12 Low (USBTXCSRL12), offset 0x1C2	1067
Register 162:	USB Transmit Control and Status Endpoint 13 Low (USBTXCSRL13), offset 0x1D2	1067
Register 163:	USB Transmit Control and Status Endpoint 14 Low (USBTXCSRL14), offset 0x1E2	1067
Register 164:	USB Transmit Control and Status Endpoint 15 Low (USBTXCSRL15), offset 0x1F2	1067
Register 165:	USB Transmit Control and Status Endpoint 1 High (USBTXCSRH1), offset 0x113	1072
Register 166:	USB Transmit Control and Status Endpoint 2 High (USBTXCSRH2), offset 0x123	1072
Register 167:	USB Transmit Control and Status Endpoint 3 High (USBTXCSRH3), offset 0x133	1072
Register 168:	USB Transmit Control and Status Endpoint 4 High (USBTXCSRH4), offset 0x143	1072
Register 169:	USB Transmit Control and Status Endpoint 5 High (USBTXCSRH5), offset 0x153	1072
Register 170:	USB Transmit Control and Status Endpoint 6 High (USBTXCSRH6), offset 0x163	1072
Register 171:	USB Transmit Control and Status Endpoint 7 High (USBTXCSRH7), offset 0x173	1072
Register 172:	USB Transmit Control and Status Endpoint 8 High (USBTXCSRH8), offset 0x183	1072
Register 173:	USB Transmit Control and Status Endpoint 9 High (USBTXCSRH9), offset 0x193	1072
Register 174:	USB Transmit Control and Status Endpoint 10 High (USBTXCSRH10), offset 0x1A3	1072
Register 175:	USB Transmit Control and Status Endpoint 11 High (USBTXCSRH11), offset 0x1B3	1072
Register 176:	USB Transmit Control and Status Endpoint 12 High (USBTXCSRH12), offset 0x1C3	1072
Register 177:	USB Transmit Control and Status Endpoint 13 High (USBTXCSRH13), offset 0x1D3	1072
Register 178:	USB Transmit Control and Status Endpoint 14 High (USBTXCSRH14), offset 0x1E3	1072
Register 179:	USB Transmit Control and Status Endpoint 15 High (USBTXCSRH15), offset 0x1F3	1072
Register 180:	USB Maximum Receive Data Endpoint 1 (USBRXMAXP1), offset 0x114	1076
Register 181:	USB Maximum Receive Data Endpoint 2 (USBRXMAXP2), offset 0x124	1076
Register 182:	USB Maximum Receive Data Endpoint 3 (USBRXMAXP3), offset 0x134	1076
Register 183:	USB Maximum Receive Data Endpoint 4 (USBRXMAXP4), offset 0x144	1076
Register 184:	USB Maximum Receive Data Endpoint 5 (USBRXMAXP5), offset 0x154	1076
Register 185:	USB Maximum Receive Data Endpoint 6 (USBRXMAXP6), offset 0x164	1076
Register 186:	USB Maximum Receive Data Endpoint 7 (USBRXMAXP7), offset 0x174	1076
Register 187:	USB Maximum Receive Data Endpoint 8 (USBRXMAXP8), offset 0x184	1076
Register 188:	USB Maximum Receive Data Endpoint 9 (USBRXMAXP9), offset 0x194	1076
Register 189:	USB Maximum Receive Data Endpoint 10 (USBRXMAXP10), offset 0x1A4	1076
Register 190:	USB Maximum Receive Data Endpoint 11 (USBRXMAXP11), offset 0x1B4	1076
Register 191:	USB Maximum Receive Data Endpoint 12 (USBRXMAXP12), offset 0x1C4	1076
Register 192:	USB Maximum Receive Data Endpoint 13 (USBRXMAXP13), offset 0x1D4	1076
Register 193:	USB Maximum Receive Data Endpoint 14 (USBRXMAXP14), offset 0x1E4	1076
Register 194:	USB Maximum Receive Data Endpoint 15 (USBRXMAXP15), offset 0x1F4	1076
Register 195:	USB Receive Control and Status Endpoint 1 Low (USBRXCSRL1), offset 0x116	1078
Register 196:	USB Receive Control and Status Endpoint 2 Low (USBRXCSRL2), offset 0x126	1078
Register 197:	USB Receive Control and Status Endpoint 3 Low (USBRXCSRL3), offset 0x136	1078
Register 198:	USB Receive Control and Status Endpoint 4 Low (USBRXCSRL4), offset 0x146	1078
Register 199:	USB Receive Control and Status Endpoint 5 Low (USBRXCSRL5), offset 0x156	1078
Register 200:	USB Receive Control and Status Endpoint 6 Low (USBRXCSRL6), offset 0x166	1078
Register 201:	USB Receive Control and Status Endpoint 7 Low (USBRXCSRL7), offset 0x176	1078
-	USB Receive Control and Status Endpoint 8 Low (USBRXCSRL8), offset 0x186	
Register 203:	USB Receive Control and Status Endpoint 9 Low (USBRXCSRL9), offset 0x196	1078

-	USB Receive Control and Status Endpoint 10 Low (USBRXCSRL10), offset 0x1A6	
Register 205:	USB Receive Control and Status Endpoint 11 Low (USBRXCSRL11), offset 0x1B6	. 1078
Register 206:	USB Receive Control and Status Endpoint 12 Low (USBRXCSRL12), offset 0x1C6	. 1078
Register 207:	USB Receive Control and Status Endpoint 13 Low (USBRXCSRL13), offset 0x1D6	. 1078
Register 208:	USB Receive Control and Status Endpoint 14 Low (USBRXCSRL14), offset 0x1E6	. 1078
Register 209:	USB Receive Control and Status Endpoint 15 Low (USBRXCSRL15), offset 0x1F6	. 1078
Register 210:	USB Receive Control and Status Endpoint 1 High (USBRXCSRH1), offset 0x117	. 1083
-	USB Receive Control and Status Endpoint 2 High (USBRXCSRH2), offset 0x127	
Register 212:	USB Receive Control and Status Endpoint 3 High (USBRXCSRH3), offset 0x137	. 1083
-	USB Receive Control and Status Endpoint 4 High (USBRXCSRH4), offset 0x147	
-	USB Receive Control and Status Endpoint 5 High (USBRXCSRH5), offset 0x157	
Register 215:	USB Receive Control and Status Endpoint 6 High (USBRXCSRH6), offset 0x167	. 1083
-	USB Receive Control and Status Endpoint 7 High (USBRXCSRH7), offset 0x177	
-	USB Receive Control and Status Endpoint 8 High (USBRXCSRH8), offset 0x187	
•	USB Receive Control and Status Endpoint 9 High (USBRXCSRH9), offset 0x197	
-	USB Receive Control and Status Endpoint 10 High (USBRXCSRH10), offset 0x1A7	
-	USB Receive Control and Status Endpoint 11 High (USBRXCSRH11), offset 0x1B7	
-	USB Receive Control and Status Endpoint 12 High (USBRXCSRH12), offset 0x1C7	
-	USB Receive Control and Status Endpoint 13 High (USBRXCSRH13), offset 0x1D7	
-	USB Receive Control and Status Endpoint 14 High (USBRXCSRH14), offset 0x1E7	
Register 224:	USB Receive Control and Status Endpoint 15 High (USBRXCSRH15), offset 0x1F7	. 1083
-	USB Receive Byte Count Endpoint 1 (USBRXCOUNT1), offset 0x118	
-	USB Receive Byte Count Endpoint 2 (USBRXCOUNT2), offset 0x128	
-	USB Receive Byte Count Endpoint 3 (USBRXCOUNT3), offset 0x138	
-	USB Receive Byte Count Endpoint 4 (USBRXCOUNT4), offset 0x148	
-	USB Receive Byte Count Endpoint 5 (USBRXCOUNT5), offset 0x158	
Register 230:	USB Receive Byte Count Endpoint 6 (USBRXCOUNT6), offset 0x168	. 1088
-	USB Receive Byte Count Endpoint 7 (USBRXCOUNT7), offset 0x178	
Register 232:	USB Receive Byte Count Endpoint 8 (USBRXCOUNT8), offset 0x188	. 1088
Register 233:	USB Receive Byte Count Endpoint 9 (USBRXCOUNT9), offset 0x198	. 1088
	USB Receive Byte Count Endpoint 10 (USBRXCOUNT10), offset 0x1A8	
Register 235:	USB Receive Byte Count Endpoint 11 (USBRXCOUNT11), offset 0x1B8	. 1088
Register 236:	USB Receive Byte Count Endpoint 12 (USBRXCOUNT12), offset 0x1C8	. 1088
Register 237:	USB Receive Byte Count Endpoint 13 (USBRXCOUNT13), offset 0x1D8	. 1088
Register 238:	USB Receive Byte Count Endpoint 14 (USBRXCOUNT14), offset 0x1E8	. 1088
Register 239:	USB Receive Byte Count Endpoint 15 (USBRXCOUNT15), offset 0x1F8	. 1088
Register 240:	USB Host Transmit Configure Type Endpoint 1 (USBTXTYPE1), offset 0x11A	. 1090
Register 241:	USB Host Transmit Configure Type Endpoint 2 (USBTXTYPE2), offset 0x12A	. 1090
-	USB Host Transmit Configure Type Endpoint 3 (USBTXTYPE3), offset 0x13A	
Register 243:	USB Host Transmit Configure Type Endpoint 4 (USBTXTYPE4), offset 0x14A	. 1090
Register 244:	USB Host Transmit Configure Type Endpoint 5 (USBTXTYPE5), offset 0x15A	. 1090
Register 245:	USB Host Transmit Configure Type Endpoint 6 (USBTXTYPE6), offset 0x16A	. 1090
Register 246:	USB Host Transmit Configure Type Endpoint 7 (USBTXTYPE7), offset 0x17A	. 1090
Register 247:	USB Host Transmit Configure Type Endpoint 8 (USBTXTYPE8), offset 0x18A	. 1090
-	USB Host Transmit Configure Type Endpoint 9 (USBTXTYPE9), offset 0x19A	
-	USB Host Transmit Configure Type Endpoint 10 (USBTXTYPE10), offset 0x1AA	
-	USB Host Transmit Configure Type Endpoint 11 (USBTXTYPE11), offset 0x1BA	
-	USB Host Transmit Configure Type Endpoint 12 (USBTXTYPE12), offset 0x1CA	

Register 252:	USB Host	Transmit Configure Type Endpoint 13 (USBTXTYPE13), offset 0x1DA	. 1090
Register 253:	USB Host	Transmit Configure Type Endpoint 14 (USBTXTYPE14), offset 0x1EA	. 1090
Register 254:	USB Host	Transmit Configure Type Endpoint 15 (USBTXTYPE15), offset 0x1FA	. 1090
Register 255:	USB Host	Transmit Interval Endpoint 1 (USBTXINTERVAL1), offset 0x11B	. 1092
-		Transmit Interval Endpoint 2 (USBTXINTERVAL2), offset 0x12B	
-		Transmit Interval Endpoint 3 (USBTXINTERVAL3), offset 0x13B	
-		Transmit Interval Endpoint 4 (USBTXINTERVAL4), offset 0x14B	
-		Transmit Interval Endpoint 5 (USBTXINTERVAL5), offset 0x15B	
-		Transmit Interval Endpoint 6 (USBTXINTERVAL6), offset 0x16B	
-		Transmit Interval Endpoint 7 (USBTXINTERVAL7), offset 0x17B	
•		Transmit Interval Endpoint 8 (USBTXINTERVAL8), offset 0x18B	
-		Transmit Interval Endpoint 9 (USBTXINTERVAL9), offset 0x19B	
-		Transmit Interval Endpoint 10 (USBTXINTERVAL10), offset 0x1AB	
-		Transmit Interval Endpoint 11 (USBTXINTERVAL11), offset 0x1BB	
-		Transmit Interval Endpoint 12 (USBTXINTERVAL12), offset 0x1CB	
-		Transmit Interval Endpoint 13 (USBTXINTERVAL13), offset 0x1DB	
-		· · · · · · · · · · · · · · · · · · ·	
-		Transmit Interval Endpoint 14 (USBTXINTERVAL14), offset 0x1EB	
•		Transmit Interval Endpoint 15 (USBTXINTERVAL15), offset 0x1FB	
-		Configure Receive Type Endpoint 1 (USBRXTYPE1), offset 0x11C	
-		Configure Receive Type Endpoint 2 (USBRXTYPE2), offset 0x12C	
-		Configure Receive Type Endpoint 3 (USBRXTYPE3), offset 0x13C	
-		Configure Receive Type Endpoint 4 (USBRXTYPE4), offset 0x14C	
-		Configure Receive Type Endpoint 5 (USBRXTYPE5), offset 0x15C	
•		Configure Receive Type Endpoint 6 (USBRXTYPE6), offset 0x16C	
-		Configure Receive Type Endpoint 7 (USBRXTYPE7), offset 0x17C	
		Configure Receive Type Endpoint 8 (USBRXTYPE8), offset 0x18C	
		Configure Receive Type Endpoint 9 (USBRXTYPE9), offset 0x19C	
		Configure Receive Type Endpoint 10 (USBRXTYPE10), offset 0x1AC	
-		Configure Receive Type Endpoint 11 (USBRXTYPE11), offset 0x1BC	
-		Configure Receive Type Endpoint 12 (USBRXTYPE12), offset 0x1CC	
		Configure Receive Type Endpoint 13 (USBRXTYPE13), offset 0x1DC	
Register 283:	USB Host	Configure Receive Type Endpoint 14 (USBRXTYPE14), offset 0x1EC	. 1094
-		Configure Receive Type Endpoint 15 (USBRXTYPE15), offset 0x1FC	
Register 285:	USB Host	Receive Polling Interval Endpoint 1 (USBRXINTERVAL1), offset 0x11D	. 1096
Register 286:	USB Host	Receive Polling Interval Endpoint 2 (USBRXINTERVAL2), offset 0x12D	. 1096
Register 287:	USB Host	Receive Polling Interval Endpoint 3 (USBRXINTERVAL3), offset 0x13D	. 1096
Register 288:	USB Host	Receive Polling Interval Endpoint 4 (USBRXINTERVAL4), offset 0x14D	. 1096
Register 289:	USB Host	Receive Polling Interval Endpoint 5 (USBRXINTERVAL5), offset 0x15D	. 1096
Register 290:	USB Host	Receive Polling Interval Endpoint 6 (USBRXINTERVAL6), offset 0x16D	. 1096
Register 291:	USB Host	Receive Polling Interval Endpoint 7 (USBRXINTERVAL7), offset 0x17D	. 1096
Register 292:	USB Host	Receive Polling Interval Endpoint 8 (USBRXINTERVAL8), offset 0x18D	. 1096
•		Receive Polling Interval Endpoint 9 (USBRXINTERVAL9), offset 0x19D	
-		Receive Polling Interval Endpoint 10 (USBRXINTERVAL10), offset 0x1AD	
-		Receive Polling Interval Endpoint 11 (USBRXINTERVAL11), offset 0x1BD	
•		Receive Polling Interval Endpoint 12 (USBRXINTERVAL12), offset 0x1CD	
-		Receive Polling Interval Endpoint 13 (USBRXINTERVAL13), offset 0x1DD	
•		Receive Polling Interval Endpoint 14 (USBRXINTERVAL14), offset 0x1ED	
•		Receive Polling Interval Endpoint 15 (USBRXINTERVAL15), offset 0x1FD	

Register 300:	USB Request Packet Count in Block Transfer Endpoint 1 (USBRQPKTCOUNT1), offset 0x304	1098
_	USB Request Packet Count in Block Transfer Endpoint 2 (USBRQPKTCOUNT2), offset 0x308	1098
		1098
	USB Request Packet Count in Block Transfer Endpoint 4 (USBRQPKTCOUNT4), offset 0x310	1098
	USB Request Packet Count in Block Transfer Endpoint 5 (USBRQPKTCOUNT5), offset 0x314	1098
		1098
J	USB Request Packet Count in Block Transfer Endpoint 7 (USBRQPKTCOUNT7), offset 0x31C	1098
	USB Request Packet Count in Block Transfer Endpoint 8 (USBRQPKTCOUNT8), offset 0x320	1098
	USB Request Packet Count in Block Transfer Endpoint 9 (USBRQPKTCOUNT9), offset 0x324	
	USB Request Packet Count in Block Transfer Endpoint 10 (USBRQPKTCOUNT10), offset 0x328	
	USB Request Packet Count in Block Transfer Endpoint 11 (USBRQPKTCOUNT11), offset 0x32C	
	USB Request Packet Count in Block Transfer Endpoint 12 (USBRQPKTCOUNT12), offset 0x330	1098
	USB Request Packet Count in Block Transfer Endpoint 13 (USBRQPKTCOUNT13), offset 0x334	
	USB Request Packet Count in Block Transfer Endpoint 14 (USBRQPKTCOUNT14), offset 0x338	
_	USB Request Packet Count in Block Transfer Endpoint 15 (USBRQPKTCOUNT15), offset 0x33C	1098
•	USB Receive Double Packet Buffer Disable (USBRXDPKTBUFDIS), offset 0x340	
•	USB Transmit Double Packet Buffer Disable (USBTXDPKTBUFDIS), offset 0x342	
•	USB External Power Control (USBEPC), offset 0x400	
-	USB External Power Control Raw Interrupt Status (USBEPCRIS), offset 0x404	
•	USB External Power Control Interrupt Mask (USBEPCIM), offset 0x408	
U	USB External Power Control Interrupt Status and Clear (USBEPCISC), offset 0x40C	
•	USB Device RESUME Raw Interrupt Status (USBDRRIS), offset 0x410	
•	USB Device RESUME Interrupt Mask (USBDRIM), offset 0x414	
-	USB Device RESUME Interrupt Status and Clear (USBDRISC), offset 0x418	
-	USB General-Purpose Control and Status (USBGPCS), offset 0x41C	
	USB VBUS Droop Control Raw Interrupt Status (USBVDCRIS), offset 0x434	
•	USB VBUS Droop Control Interrupt Mask (USBVDCIM), offset 0x434	
-	USB VBUS Droop Control Interrupt Status and Clear (USBVDCISC), offset 0x43C	
-	USB ID Valid Detect Raw Interrupt Status (USBIDVRIS), offset 0x444	
-	USB ID Valid Detect Interrupt Mask (USBIDVIM), offset 0x444	
-	USB ID Valid Detect Interrupt Mask (USBIDVIW), Offset 0x440	
•	•	1120

Analog Cor	mparators	1123
Register 1:	Analog Comparator Masked Interrupt Status (ACMIS), offset 0x000	1129
Register 2:	Analog Comparator Raw Interrupt Status (ACRIS), offset 0x004	1130
Register 3:	Analog Comparator Interrupt Enable (ACINTEN), offset 0x008	1131
Register 4:	Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x010	1132
Register 5:	Analog Comparator Status 0 (ACSTAT0), offset 0x020	1133
Register 6:	Analog Comparator Status 1 (ACSTAT1), offset 0x040	1133
Register 7:	Analog Comparator Status 2 (ACSTAT2), offset 0x060	1133
Register 8:	Analog Comparator Control 0 (ACCTL0), offset 0x024	1134
Register 9:	Analog Comparator Control 1 (ACCTL1), offset 0x044	1134
Register 10:	Analog Comparator Control 2 (ACCTL2), offset 0x064	1134

Revision History

The revision history table notes changes made between the indicated revisions of the LM3S9790 data sheet.

Table 1. Revision History

Date	Revision	Description
March 2011	9538	■ Clarified "Reset Control" section in the "System Control" chapter.
		■ Corrected USB PLL speed in "Main Clock Tree" diagram.
		■ Corrected reset value for Run-Mode Clock Configuration (RCC) register.
		■ Clarified Hibernation module initialization and configuration.
		■ Corrected reset value for DMA Channel Wait-on-Request Status (DMAWAITSTAT) register.
		■ Corrected "GPIO Pins With Non-Zero Reset Values" table.
		Added diagram "Host-Bus Write Cycle with Multiplexed Address and Data and ALE with Dual CSn" to EPI chapter.
		■ Clarified that that the timer reload only happens in periodic mode.
		■ Clarified that only bit 0 in the Watchdog Control (WDTCTL) register is protected from writes once set.
		■ Added "Sample Averaging Example" diagram to ADC chapter.
		■ Corrected "SSI Timing for SPI Frame Format" figure.
		■ In "Electrical Characteristics" chapter:
		 Deleted T_{PORMIN} parameter from "Power Characteristics" table, and deleted corresponding diagram.
		 Corrected t_{RDYSU} parameter in "EPI General-Purpose Interface Characteristics" table and "General-Purpose Mode iRDY Timing" diagram.
		 Added t_{ADCSAMP} sample time parameter to "ADC Characteristics" table.
		Additional minor data sheet clarifications and corrections.

Table 1. Revision History (continued)

Date	Revision	Description
January 2011	9161	Clarified Main Oscillator verification circuit sequence.
		Added note that there must be a delay of 3 system clocks after the module clock is enabled before any of that module's registers are accessed. Also added note to add delay between powering-on the Ethernet PHY and accessing it.
		Added "Example Schematic for Muxed Host-Bus 16 Mode" figure to External Peripheral Interface (EPI) chapter.
		■ Corrected reset of Device Mode (DEVMOD) bitfield in USB General-Purpose Control and Status (USBGPCS) register.
		Clarified initialization and configuration procedure in "Analog Comparators" chapter.
		■ In Electrical Characteristics chapter:
		 Added specification for maximum input voltage on a non-power pin when the microcontroller is unpowered (V_{NON} parameter in Maximum Ratings table).
		 Replaced Preliminary Current Consumption Specifications with Nominal Power Consumption, Maximum Current Specifications, and Typical Current Consumption vs. Frequency sections.
		 Clarified Reset, and Power and Brown-out Characteristics and added a new specification for powering down before powering back up.
		 Added characteristics required when using an external regulator to provide power for V_{DDC}.
		Additional minor data sheet clarifications and corrections.

Table 1. Revision History (continued)

Date	Revision	Description
December 2010	8832	■ Information on Advanced Encryption Standard (AES) cryptography tables and Cyclic Redundancy Check (CRC) error detection functionality was inadvertently omitted from some datasheets. This has been added.
		■ In APINT register, changed bit name from SYSRESETREQ to SYSRESREQ.
		■ Added DEBUG (Debug Priority) bit field to SYSPRI3 register.
		■ Clarified Flash memory caution.
		Restructured the General-Purpose Timer chapter to combine duplicated text.
		■ Combined High and Low bit fields in GPTMTAILR, GPTMTAMATCHR, GPTMTAR, GPTMTAV, GPTMTBILR, GPTMTAMATCHR, GPTMTBR and GPTMTBV registers for compatibility with future releases.
		Removed mention of false-start bit detection in the UART chapter. This feature is not supported.
		■ Added SSI master clock restriction that SSICIk cannot be faster than 25 MHz.
		■ Changed I ² C master and slave register base addresses and offsets to be relative to I ² C module base, so register base and offsets were changed for all I ² C slave registers.
		■ In Electrical Characteristics chapter:
		Added single-ended clock source input voltage values to "Recommended DC Operating Conditions" table.
		Deleted Oscillation mode value from "MOSC Oscillator Input Characteristics" table.
		 Added T_{VDD2_3} supply voltage parameter to "Reset Characteristics" table.
		Added "Power-On Reset and Voltage Parameters" timing diagram.
		Added t _{VDDRISE_HIB} su"pply voltage parameter to "Hibernation Module AC Characteristics" table.
		Added "VDD Ramp when Waking from Hibernation" timing diagram.
		Added t _{ALEADD} parameter to "EPI Host-Bus 8 and Host-Bus 16 Interface Characteristics" table.
		 Added "Host-Bus 8/16 Mode Muxed Read Timing" and "Host-Bus 8/16 Mode Muxed Write Timing" timing diagrams.

Table 1. Revision History (continued)

Date	Revision	Description
September 2010	7794	■ Reorganized ARM Cortex-M3 Processor Core, Memory Map and Interrupts chapters, creating two new chapters, The Cortex-M3 Processor and Cortex-M3 Peripherals. Much additional content was added, including all the Cortex-M3 registers.
		■ Changed register names to be consistent with StellarisWare [®] names: the Cortex-M3 Interrupt Control and Status (ICSR) register to the Interrupt Control and State (INTCTRL) register, and the Cortex-M3 Interrupt Set Enable (SETNA) register to the Interrupt 0-31 Set Enable (EN0) register.
		 In the System Control chapter: Corrected Reset Sources table (see Table 5-3 on page 197). Added section "Special Considerations for Reset."
		■ In the Hibernation Module chapter, added section "Special Considerations When Using a 4.194304-MHz Crystal" on page 304.
		■ Clarified how reset operation affects the Hibernation module ("Register Reset" on page 308).
		 In the Internal Memory chapter: Added clarification of instruction execution during Flash operations. Deleted ROM Version (RMVER) register as it is not used.
		■ Modified Figure 9-1 on page 426 and Figure 9-2 on page 427 to clarify operation of the GPIO inputs when used as an alternate function.
		■ Corrected GPIOAMSEL bit field in GPIO Analog Mode Select (GPIOAMSEL) register to be eight-bits wide, bits[7:0].
		■ In General-Purpose Timers chapter, clarified operation of the 32-bit RTC mode.
		■ In CAN chapter, clarified CAN bit timing examples.
		■ In Operating Characteristics chapter, corrected Thermal resistance (junction to ambient) value to 32.
		■ In Electrical Characteristics chapter: Added "Input voltage for a GPIO configured as an analog input" value to Table 25-1 on page 1204. Added I _{LKG} parameter (GPIO input leakage current) to Table 25-6 on page 1206. Corrected Nom values for I _{HIB_NORTC} and I _{HIB_RTC} in Table 25-9 on page 1207. Corrected reset timing in Table 25-26 on page 1217. Corrected values for t _{WAKE_TO_HIB} in Table 25-28 on page 1219. Specified Max value for V _{REFA} in Table 25-35 on page 1227. Corrected values for t _{CLKRF} (SSIC1k rise/fall time) in Table 25-37 on page 1227. Added I ² C Characteristics table (see Table 25-38 on page 1229).
		Added dimensions for Tray and Tape and Reel shipping mediums.
June 2010	7413	■ In "Thermal Characteristics" table, corrected thermal resistance value from 34 to 32.

Table 1. Revision History (continued)

Date	Revision	Description
June 2010	7299	■ Changed memory map ending address for EPI0 mapped peripheral and RAM from 0xCFFF.FFFF to 0xDFFF.FFFF.
		■ Removed 4.194304-MHz crystal as a source for the system clock and PLL.
		■ Summarized ROM contents descriptions in the "Internal Memory" chapter and removed various ROM appendices.
		■ Clarified DMA channel terminology: changed name of DMA Channel Alternate Select (DMACHALT) register to DMA Channel Assignment (DMACHASGN) register, changed CHALT bit field to CHASGN, and changed terminology from primary and alternate channels to primary and secondary channels.
		■ Clarified EPI Main Baud Rate (EPIBAUD) equation.
		■ In Signal Tables chapter, added table "Connections for Unused Signals."
		■ In "Electrical Characteristics" chapter:
		In "Reset Characteristics" table, corrected Supply voltage (VDD) rise time.
		Clarified figure "SDRAM Initialization and Load Mode Register Timing".
		Added BSEL0n/BSEL1n to EPI timing diagrams.
May 2010	7164	■ Added data sheets for five new Stellaris® Tempest-class parts: LM3S1R26, LM3S1621, LM3S1B21, LM3S9781, and LM3S9B81.
		Additional minor data sheet clarifications and corrections.
May 2010	7101	Added pin table "Possible Pin Assignments for Alternate Functions", which lists the signals based on number of possible pin assignments. This table can be used to plan how to configure the pins for a particular functionality.
		Additional minor data sheet clarifications and corrections.
March 2010	6983	■ Corrected reset for EPIHB8CFG, EPI_HB16CFG and EPIGPCFG registers.
		■ Extended TBRL bit field in GPTMTBR register.
		Additional minor data sheet clarifications and corrections.
March 2010	6912	■ Renamed the USER_DBG register to the BOOTCFG register in the Internal Memory chapter. Added information on how to use a GPIO pin to force the ROM Boot Loader to execute on reset.
		■ Added three figures to the ADC chapter on sample phase control.
		■ Clarified configuration of USB0VBUS and USB0ID in OTG mode.

Table 1. Revision History (continued)

Date	Revision	Description
February 2010	6790	■ Added 108-ball BGA package.
		 In "System Control" chapter: Clarified functional description for external reset and brown-out reset. Clarified Debug Access Port operation after Sleep modes. Corrected the reset value of the Run-Mode Clock Configuration 2 (RCC2) register.
		■ In "Internal Memory" chapter, clarified wording on Flash memory access errors and added a section on interrupts to the Flash memory description.
		 In "External Peripheral Interface" chapter: Added clarification about byte selects and dual chip selects. Added timing diagrams for continuous-read mode (formerly SRAM mode). Corrected reset values of EPI Write FIFO Count (EPIWFIFOCNT) and EPI Raw Interrupt Status (EPIRIS) registers.
		Added clarification about timer operating modes and added register descriptions for the GPTM Timer n Prescale Match (GPTMTnPMR) registers.
		■ Clarified register descriptions for GPTM Timer A Value (GPTMTAV) and GPTM Timer B Value (GPTMTBV) registers.
		■ Corrected the reset value of the ADC Sample Sequence Result FIFO n (ADCSSFIFOn) registers.
		■ Added ADC Sample Phase Control (ADCSPC) register at offset 0x24.
		Added caution note to the I ² C Master Timer Period (I2CMTPR) register description and changed field width to 7 bits.
		■ In the "Controller Area Network" chapter, added clarification about reading from the CAN FIFO buffer and clarified packet timestamps functional description.
		 In the "Ethernet Controller" chapter: Corrected the reset value and the LED1 bit positions of the Ethernet MAC LED Encoding (MACLED) register. Added clarification about the use of the NPR field in the Ethernet MAC Number of Packets (MACNP) register. Corrected reset values for Ethernet PHY Management Register 0 − Control (MR0) and Ethernet PHY Management Register 5 − Auto-Negotiation Link Partner Base Page Ability (MR5) registers.
		Added Session Disconnect (DISCON) bit to the USB General Interrupt Status (USBIS) and USB Interrupt Enable (USBIE) registers.
		 Made these changes to the Operating Characteristics chapter: Added storage temperature ratings to "Temperature Characteristics" table Added "ESD Absolute Maximum Ratings" table
		 Made these changes to the Electrical Characteristics chapter: In "Flash Memory Characteristics" table, corrected Mass erase time Added sleep and deep-sleep wake-up times ("Sleep Modes AC Characteristics" table) In "Reset Characteristics" table, corrected units for supply voltage (VDD) rise time Modified the preliminary current consumption specification for Run mode 1 and Deep-Sleep mode. Added table entry for VDD3ON power consumption to Table 25-9 on page 1207.
		■ Added additional DriverLib functions to appendix.

Table 1. Revision History (continued)

Date	Revision	Description
October 2009	6458	■ Released new 1000, 3000, 5000 and 9000 series Stellaris [®] devices.
		■ The IDCODE value was corrected to be 0x4BA0.0477.
		■ Clarified that the NMISET bit in the ICSR register in the NVIC is also a source for NMI.
		■ Clarified the use of the LDO.
		■ To clarify clock operation, reorganized clocking section, changed the USEFRACT bit to the DIV400 bit and the FRACT bit to the SYSDIV2LSB bit in the RCC2 register, added tables, and rewrote descriptions.
		■ Corrected bit description of the DSDIVORIDE field in the DSLPCLKCFG register.
		■ Removed the DSFLASHCFG register at System Control offset 0x14C as it does not function correctly.
		■ Removed the MAXADC1SPD and MAXADC0SPD fields from the DCGC0 as they have no function in deep-sleep mode.
		■ Corrected address offsets for the Flash Write Buffer (FWBn) registers.
		■ Added Flash Control (FCTL) register at Internal memory offset 0x0F8 to help control frequent power cycling when hibernation is not used.
		■ Changed the name of the EPI channels for clarification: EPI0_TX became EPI0_WFIFO and EPI0_RX became EPI0_NBRFIFO. This change was also made in the DC7 bit descriptions.
		■ Removed the DMACHIS register at DMA module offset 0x504 as it does not function correctly.
		■ Corrected alternate channel assignments for the µDMA controller.
		■ Major improvements to the EPI chapter.
		■ EPISDRAMCFG2 register was deleted as its function is not needed.
		Clarified CAN bit timing and corrected examples.
		■ Added pseudo-code for MDI/MDIX operation.
		■ Corrected reset value of the MR1 register to 0x7809.
		■ Clarified PWM source for ADC triggering
		■ Corrected ADDR field in the USBTXFIFOADD register to be 9 bits instead of 13 bits.
		■ Changed SSI set up and hold times to be expressed in system clocks, not ns.
		■ Updated Electrical Characteristics chapter with latest data. Changes were made to Hibernation, ADC and EPI content.
		Additional minor data sheet clarifications and corrections.

Table 1. Revision History (continued)

Date	Revision	Description
July 2009	5930	■ Added "Non-Blocking Read Cycle", "Normal Read Cycle", and "Write Cycle" sections to EPI chapter.
		■ Corrected values for MAXADC0SPD and MAXADC1SPD bits in DC1 , RCGC0 , SCGC0 , and DCGC0 registers.
		■ Corrected figure "TI Synchronous Serial Frame Format (Single Transfer)".
		■ Added description for Ethernet PHY power-saving modes.
		■ Changed HIB pin from type TTL to type OD.
		■ Made a number of corrections to the Electrical Characteristics chapter:
		 Deleted V_{BAT} and V_{REFA} parameters from and added footnotes to Recommended DC Operating Conditions table.
		Modified Hibernation Module DC Characteristics table.
		Deleted Nominal and Maximum Current Specifications section.
		Modified EPI SDRAM Characteristics table:
		Changed t _{EPIR} to t _{SDRAMR} and deleted values for 2-mA and 4-mA drive.
		Changed t _{EPIF} to t _{SDRAMF} and deleted values for 2-mA and 4-mA drive.
		 Changed values for t_{COV}, t_{COI}, and t_{COT} parameters in EPI SDRAM Interface Characteristics table.
		 Deleted SDRAM Read Command Timing, SDRAM Write Command Timing, SDRAM Write Burst Timing, SDRAM Precharge Command Timing and SDRAM CAS Latency Timing figures and replaced with SDRAM Read Timing and SDRAM Write Timing figures.
		Modified Host-Bus 8/16 Mode Write Timing figure.
		Modified General-Purpose Mode Read and Write Timing figure.
		 Modified values for t_{DV} and t_{DI} parameters, and deleted t_{OD} parameter from EPI General-Purpose Interface Characteristics figure.
		Major changes to ADC Characteristics tables, including adding additional tables and diagram.
		■ Added missing ROM_I2SIntStatus function to ROM DriverLib Functions appendix.
		■ Corrected ordering part numbers.
		Additional minor data sheet clarifications and corrections.

Table 1. Revision History (continued)

Date	Revision	Description
June 2009	5779	■ In System Control chapter, clarified power-on reset and external reset pin descriptions in "Reset Sources" section.
		■ Added missing comparator output pin bits to DC3 register; reset value changed as well.
		Clarified explanation of nonvolatile register programming in Internal Memory chapter.
		■ Added explanation of reset value to FMPRE0/1/2/3, FMPPE0/1/2/3, USER_DBG, and USER_REG0 registers.
		■ In Request Type Support table in DMA chapter, corrected general-purpose timer row.
		■ In General-Purpose Timers chapter, clarified DMA operation.
		■ Added table "Preliminary Current Consumption" to Characteristics chapter.
		■ Corrected Nom and Max values in "Hibernation Detailed Current Specifications" table.
		■ Corrected Nom and Max values in EPI Characteristics table.
		Added "CSn to output invalid" parameter to EPI table "EPI Host-Bus 8 and Host-Bus 16 Interface Characteristics" and figure "Host-Bus 8/16 Mode Read Timing".
		■ Corrected INL, DNL, OFF and GAIN values in ADC Characteristics table.
		■ Updated ROM DriverLib appendix with RevC0 functions.
		■ Updated part ordering numbers.
		Additional minor data sheet clarifications and corrections.
May 2009	5285	Started tracking revision history.

About This Document

This data sheet provides reference information for the LM3S9790 microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex™-M3 core.

Audience

This manual is intended for system software developers, hardware designers, and application developers.

About This Manual

This document is organized into sections that correspond to each major feature.

Related Documents

The following related documents are available on the Stellaris® web site at www.ti.com/stellaris:

- Stellaris® Errata
- ARM® Cortex™-M3 Errata
- Cortex[™]-M3 Instruction Set Technical User's Manual
- Stellaris® Boot Loader User's Guide
- Stellaris® Graphics Library User's Guide
- Stellaris® Peripheral Driver Library User's Guide
- Stellaris® ROM User's Guide
- Stellaris® USB Library User's Guide

The following related documents are also referenced:

- ARM® Debug Interface V5 Architecture Specification
- IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture

This documentation list was current as of publication date. Please check the web site for additional documentation, including application notes and white papers.

Documentation Conventions

This document uses the conventions shown in Table 2 on page 49.

Table 2. Documentation Conventions

Notation	Meaning				
General Register Nota	General Register Notation				
REGISTER	APB registers are indicated in uppercase bold. For example, PBORCTL is the Power-On and Brown-Out Reset Control register. If a register name contains a lowercase n, it represents more than one register. For example, SRCRn represents any (or all) of the three Software Reset Control registers: SRCR0 , SRCR1 , and SRCR2 .				
bit	A single bit in a register.				
bit field	Two or more consecutive and related bits.				
offset 0xnnn	A hexadecimal increment to a register's address, relative to that module's base address as specified in Table 2-4 on page 94.				
Register N	Registers are numbered consecutively throughout the document to aid in referencing them. The register number has no meaning to software.				
reserved	Register bits marked <i>reserved</i> are reserved for future use. In most cases, reserved bits are set to 0; however, user software should not rely on the value of a reserved bit. To provide software compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.				
уу:хх	The range of register bits inclusive from xx to yy. For example, 31:15 means bits 15 through 31 in that register.				
Register Bit/Field Types	This value in the register bit diagram indicates whether software running on the controller can change the value of the bit field.				
RC	Software can read this field. The bit or field is cleared by hardware after reading the bit/field.				
RO	Software can read this field. Always write the chip reset value.				
R/W	Software can read or write this field.				
R/WC	Software can read or write this field. Writing to it with any value clears the register.				
R/W1C	Software can read or write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. This register type is primarily used for clearing interrupt status bits where the read operation provides the interrupt status and the write of the read value clears only the interrupts being reported at the time the register was read.				
R/W1S	Software can read or write a 1 to this field. A write of a 0 to a R/W1S bit does not affect the bit value in the register.				
W1C	Software can write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. A read of the register returns no meaningful data. This register is typically used to clear the corresponding bit in an interrupt register.				
WO	Only a write by software is valid; a read of the register returns no meaningful data.				
Register Bit/Field Reset Value	This value in the register bit diagram shows the bit/field value after any reset, unless noted.				
0	Bit cleared to 0 on chip reset.				
1	Bit set to 1 on chip reset.				
-	Nondeterministic.				
Pin/Signal Notation	·				
[]	Pin alternate function; a pin defaults to the signal without the brackets.				
pin	Refers to the physical connection on the package.				
signal	Refers to the electrical signal encoding of a pin.				

Table 2. Documentation Conventions (continued)

Notation	Meaning
assert a signal	Change the value of the signal from the logically False state to the logically True state. For active High signals, the asserted signal value is 1 (High); for active Low signals, the asserted signal value is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL and SIGNAL below).
deassert a signal	Change the value of the signal from the logically True state to the logically False state.
SIGNAL	Signal names are in uppercase and in the Courier font. An overbar on a signal name indicates that it is active Low. To assert SIGNAL is to drive it Low; to deassert SIGNAL is to drive it High.
SIGNAL	Signal names are in uppercase and in the Courier font. An active High signal has no overbar. To assert SIGNAL is to drive it High; to deassert SIGNAL is to drive it Low.
Numbers	
Х	An uppercase X indicates any of several values is allowed, where X can be any legal pattern. For example, a binary value of 0X00 can be either 0100 or 0000, a hex value of 0xX is 0x0 or 0x1, and so on.
0x	Hexadecimal numbers have a prefix of 0x. For example, 0x00FF is the hexadecimal number FF. All other numbers within register tables are assumed to be binary. Within conceptual information, binary numbers are indicated with a b suffix, for example, 1011b, and decimal numbers are written without a prefix or suffix.

1 Architectural Overview

Texas Instruments is the industry leader in bringing 32-bit capabilities and the full benefits of ARM[®] Cortex[™]-M3-based microcontrollers to the broadest reach of the microcontroller market. For current users of 8- and 16-bit MCUs, Stellaris[®] with Cortex-M3 offers a direct path to the strongest ecosystem of development tools, software and knowledge in the industry. Designers who migrate to Stellaris benefit from great tools, small code footprint and outstanding performance. Even more important, designers can enter the ARM ecosystem with full confidence in a compatible roadmap from \$1 to 1 GHz. For users of current 32-bit MCUs, the Stellaris family offers the industry's first implementation of Cortex-M3 and the Thumb-2 instruction set. With blazingly-fast responsiveness, Thumb-2 technology combines both 16-bit and 32-bit instructions to deliver the best balance of code density and performance. Thumb-2 uses 26 percent less memory than pure 32-bit code to reduce system cost while delivering 25 percent better performance. The Texas Instruments Stellaris family of microcontrollers—the first ARM Cortex-M3 based controllers—brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications. These pioneering parts deliver customers 32-bit performance at a cost equivalent to legacy 8- and 16-bit devices, all in a package with a small footprint.

The LM3S9790 microcontroller has the following features:

- ARM Cortex-M3 Processor Core
 - 80-MHz operation; 100 DMIPS performance
 - ARM Cortex SysTick Timer
 - Nested Vectored Interrupt Controller (NVIC)
- On-Chip Memory
 - 128 KB single-cycle Flash memory up to 50 MHz; a prefetch buffer improves performance above 50 MHz
 - 64 KB single-cycle SRAM
 - Internal ROM loaded with StellarisWare[®] software:
 - · Stellaris Peripheral Driver Library
 - · Stellaris Boot Loader
 - Advanced Encryption Standard (AES) cryptography tables
 - · Cyclic Redundancy Check (CRC) error detection functionality
- External Peripheral Interface (EPI)
 - 8/16/32-bit dedicated parallel bus for external peripherals
 - Supports SDRAM, SRAM/Flash memory, FPGAs, CPLDs
- Advanced Serial Integration
 - 10/100 Ethernet MAC and PHY
 - Two CAN 2.0 A/B controllers
 - USB 2.0 OTG/Host/Device

- Three UARTs with IrDA and ISO 7816 support (one UART with full modem controls)
- Two I²C modules
- Two Synchronous Serial Interface modules (SSI)
- Integrated Interchip Sound (I²S) module

System Integration

- Direct Memory Access Controller (DMA)
- System control and clocks including on-chip precision 16-MHz oscillator
- Four 32-bit timers (up to eight 16-bit)
- Eight Capture Compare PWM pins (CCP)
- Lower-power battery-backed hibernation module
- Real-Time Clock in Hibernation module
- Two Watchdog Timers
 - · One timer runs off the main oscillator
 - · One timer runs off the precision internal oscillator
- Up to 60 GPIOs, depending on configuration
 - · Highly flexible pin muxing allows use as GPIO or one of several peripheral functions
 - Independently configurable to 2, 4 or 8 mA drive capability
 - Up to 4 GPIOs can have 18 mA drive capability

Analog

- Two 10-bit Analog-to-Digital Converters (ADC) with 16 analog input channels and a sample rate of one million samples/second
- Three analog comparators
- 16 digital comparators
- On-chip voltage regulator
- JTAG and ARM Serial Wire Debug (SWD)
- 100-pin LQFP and 108-ball BGA package
- Industrial (-40°C to 85°C) Temperature Range

The LM3S9790 microcontroller is targeted for industrial applications, including remote monitoring, electronic point-of-sale machines, test and measurement equipment, network appliances and switches, factory automation, HVAC and building control, gaming equipment, motion control, medical instrumentation, and fire and security.

For applications requiring extreme conservation of power, the LM3S9790 microcontroller features a battery-backed Hibernation module to efficiently power down the LM3S9790 to a low-power state during extended periods of inactivity. With a power-up/power-down sequencer, a continuous time

counter (RTC), a pair of match registers, an APB interface to the system bus, and dedicated non-volatile memory, the Hibernation module positions the LM3S9790 microcontroller perfectly for battery applications.

In addition, the LM3S9790 microcontroller offers the advantages of ARM's widely available development tools, System-on-Chip (SoC) infrastructure IP applications, and a large user community. Additionally, the microcontroller uses ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost. Finally, the LM3S9790 microcontroller is code-compatible to all members of the extensive Stellaris family; providing flexibility to fit our customers' precise needs.

Texas Instruments offers a complete solution to get to market quickly, with evaluation and development boards, white papers and application notes, an easy-to-use peripheral driver library, and a strong support, sales, and distributor network. See "Ordering and Contact Information" on page 1284 for ordering information for Stellaris family devices.

1.1 Functional Overview

The following sections provide an overview of the features of the LM3S9790 microcontroller. The page number in parentheses indicates where that feature is discussed in detail. Ordering and support information can be found in "Ordering and Contact Information" on page 1284.

1.1.1 ARM Cortex-M3

The following sections provide an overview of the ARM Cortex-M3 processor core and instruction set, the integrated System Timer (SysTick) and the Nested Vectored Interrupt Controller.

1.1.1.1 Processor Core (see page 75)

All members of the Stellaris product family, including the LM3S9790 microcontroller, are designed around an ARM Cortex-M3 processor core. The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

- 32-bit ARM Cortex-M3 architecture optimized for small-footprint embedded applications
- Outstanding processing performance combined with fast interrupt handling
- Thumb-2 mixed 16-/32-bit instruction set delivers the high performance expected of a 32-bit ARM core in a compact memory size usually associated with 8- and 16-bit devices, typically in the range of a few kilobytes of memory for microcontroller-class applications
 - Single-cycle multiply instruction and hardware divide
 - Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
 - Unaligned data access, enabling data to be efficiently packed into memory
- Fast code execution permits slower processor clock or increases sleep mode time
- Harvard architecture characterized by separate buses for instruction and data
- Efficient processor core, system and memories

- Hardware division and fast multiplier
- Deterministic, high-performance interrupt handling for time-critical applications
- Memory protection unit (MPU) to provide a privileged mode for protected operating system functionality
- Enhanced system debug with extensive breakpoint and trace capabilities
- Serial Wire Debug and Serial Wire Trace reduce the number of pins required for debugging and tracing
- Migration from the ARM7 processor family for better performance and power efficiency
- Optimized for single-cycle Flash memory usage
- Ultra-low power consumption with integrated sleep modes
- 80-MHz operation
- 1.25 DMIPS/MHz

1.1.1.2 **Memory Map (see page 94)**

A memory map lists the location of instructions and data in memory. The memory map for the LM3S9790 controller can be found in "Memory Model" on page 94. Register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

1.1.1.3 System Timer (SysTick) (see page 118)

ARM Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit, clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer that fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine
- A high-speed alarm timer using the system clock
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter
- A simple counter used to measure time to completion and time used
- An internal clock-source control based on missing/meeting durations.

1.1.1.4 Nested Vectored Interrupt Controller (NVIC) (see page 119)

The LM3S9790 controller includes the ARM Nested Vectored Interrupt Controller (NVIC). The NVIC and Cortex-M3 prioritize and handle all exceptions in Handler Mode. The processor state is automatically stored to the stack on an exception and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The interrupt vector is fetched in parallel to the state saving, enabling efficient interrupt entry. The processor supports tail-chaining, meaning that back-to-back interrupts can be performed without the overhead of state saving and restoration. Software can set eight priority levels on 7 exceptions (system handlers) and 47 interrupts.

■ Deterministic, fast interrupt processing: always 12 cycles, or just 6 cycles with tail-chaining

- External non-maskable interrupt signal (NMI) available for immediate execution of NMI handler for safety critical applications
- Dynamically reprioritizable interrupts
- Exceptional interrupt handling via hardware implementation of required register manipulations

1.1.1.5 System Control Block (SCB) (see page 121)

The SCB provides system implementation information and system control, including configuration, control, and reporting of system exceptions.

1.1.1.6 Memory Protection Unit (MPU) (see page 121)

The MPU supports the standard ARM7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

1.1.2 On-Chip Memory

The following sections describe the on-chip memory modules.

1.1.2.1 SRAM (see page 328)

The LM3S9790 microcontroller provides 64 KB of single-cycle on-chip SRAM. The internal SRAM of the Stellaris devices is located at offset 0x2000.0000 of the device memory map.

Because read-modify-write (RMW) operations are very time consuming, ARM has introduced *bit-banding* technology in the Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

Data can be transferred to and from the SRAM using the Micro Direct Memory Access Controller (µDMA).

1.1.2.2 Flash Memory (see page 330)

The LM3S9790 microcontroller provides 128 KB of single-cycle on-chip Flash memory (above 50 MHz, the Flash memory can be accessed in a single cycle as long as the code is linear; branches incur a one-cycle stall). The Flash memory is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

1.1.2.3 ROM (see page 328)

The LM3S9790 ROM is preprogrammed with the following software and programs:

- Stellaris Peripheral Driver Library
- Stellaris Boot Loader
- Advanced Encryption Standard (AES) cryptography tables

Cyclic Redundancy Check (CRC) error-detection functionality

The Stellaris Peripheral Driver Library is a royalty-free software library for controlling on-chip peripherals with a boot-loader capability. The library performs both peripheral initialization and control functions, with a choice of polled or interrupt-driven peripheral support. In addition, the library is designed to take full advantage of the stellar interrupt performance of the ARM Cortex-M3 core. No special pragmas or custom assembly code prologue/epilogue functions are required. For applications that require in-field programmability, the royalty-free Stellaris Boot Loader can act as an application loader and support in-field firmware updates.

The Advanced Encryption Standard (AES) is a publicly defined encryption standard used by the U.S. Government. AES is a strong encryption method with reasonable performance and size. In addition, it is fast in both hardware and software, is fairly easy to implement, and requires little memory. The Texas Instruments encryption package is available with full source code, and is based on lesser general public license (LGPL) source. An LGPL means that the code can be used within an application without any copyleft implications for the application (the code does not automatically become open source). Modifications to the package source, however, must be open source.

CRC (Cyclic Redundancy Check) is a technique to validate a span of data has the same contents as when previously checked. This technique can be used to validate correct receipt of messages (nothing lost or modified in transit), to validate data after decompression, to validate that Flash memory contents have not been changed, and for other cases where the data needs to be validated. A CRC is preferred over a simple checksum (e.g. XOR all bits) because it catches changes more readily.

1.1.3 External Peripheral Interface (see page 477)

The External Peripheral Interface (EPI) provides access to external devices using a parallel path. Unlike communications peripherals such as SSI, UART, and I²C, the EPI is designed to act like a bus to external peripherals and memory.

The EPI has the following features:

- 8/16/32-bit dedicated parallel bus for external peripherals and memory
- Memory interface supports contiguous memory access independent of data bus width, thus enabling code execution directly from SDRAM. SRAM and Flash memory
- Blocking and non-blocking reads
- Separates processor from timing details through use of an internal write FIFO
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
 - Separate channels for read and write
 - Read channel request asserted by programmable levels on the internal non-blocking read FIFO (NBRFIFO)
 - Write channel request asserted by empty on the internal write FIFO (WFIFO)

The EPI supports three primary functional modes: Synchronous Dynamic Random Access Memory (SDRAM) mode, Traditional Host-Bus mode, and General-Purpose mode. The EPI module also provides custom GPIOs; however, unlike regular GPIOs, the EPI module uses a FIFO in the same way as a communication mechanism and is speed-controlled using clocking.

- Synchronous Dynamic Random Access Memory (SDRAM) mode
 - Supports x16 (single data rate) SDRAM at up to 50 MHz
 - Supports low-cost SDRAMs up to 64 MB (512 megabits)
 - Includes automatic refresh and access to all banks/rows
 - Includes a Sleep/Standby mode to keep contents active with minimal power draw
 - Multiplexed address/data interface for reduced pin count

Host-Bus mode

- Traditional x8 and x16 MCU bus interface capabilities
- Similar device compatibility options as PIC, ATmega, 8051, and others
- Access to SRAM, NOR Flash memory, and other devices, with up to 1 MB of addressing in unmultiplexed mode and 256 MB in multiplexed mode (512 MB in Host-Bus 16 mode with no byte selects)
- Support of both muxed and de-muxed address and data
- Access to a range of devices supporting the non-address FIFO x8 and x16 interface variant, with support for external FIFO (XFIFO) EMPTY and FULL signals
- Speed controlled, with read and write data wait-state counters
- Chip select modes include ALE, CSn, Dual CSn and ALE with dual CSn
- Manual chip-enable (or use extra address pins)
- General-Purpose mode
 - Wide parallel interfaces for fast communications with CPLDs and FPGAs
 - Data widths up to 32 bits
 - Data rates up to 150 MB/second
 - Optional "address" sizes from 4 bits to 20 bits
 - Optional clock output, read/write strobes, framing (with counter-based size), and clock-enable input
- General parallel GPIO
 - 1 to 32 bits, FIFOed with speed control
 - Useful for custom peripherals or for digital data acquisition and actuator controls

1.1.4 Serial Communications Peripherals

The LM3S9790 controller supports both asynchronous and synchronous serial communications with:

- 10/100 Ethernet MAC and PHY
- Two CAN 2.0 A/B controllers
- USB 2.0 OTG/Host/Device
- Three UARTs with IrDA and ISO 7816 support (one UART with full modem controls)
- Two I²C modules
- Two Synchronous Serial Interface modules (SSI)
- Integrated Interchip Sound (I²S) module

The following sections provide more detail on each of these communications functions.

1.1.4.1 Ethernet Controller (see page 925)

Ethernet is a frame-based computer networking technology for local area networks (LANs). Ethernet has been standardized as IEEE 802.3. This specification defines a number of wiring and signaling standards for the physical layer, two means of network access at the Media Access Control (MAC)/Data Link Layer, and a common addressing format.

The Stellaris Ethernet Controller consists of a fully integrated media access controller (MAC) and network physical (PHY) interface and has the following features:

- Conforms to the *IEEE 802.3-2002 specification*
 - 10BASE-T/100BASE-TX IEEE-802.3 compliant. Requires only a dual 1:1 isolation transformer interface to the line
 - 10BASE-T/100BASE-TX ENDEC, 100BASE-TX scrambler/descrambler
 - Full-featured auto-negotiation
- Multiple operational modes
 - Full- and half-duplex 100 Mbps
 - Full- and half-duplex 10 Mbps
 - Power-saving and power-down modes
- Highly configurable
 - Programmable MAC address
 - LED activity selection
 - Promiscuous mode support
 - CRC error-rejection control
 - User-configurable interrupts
- Physical media manipulation

- MDI/MDI-X cross-over support through software assist
- Register-programmable transmit amplitude
- Automatic polarity correction and 10BASE-T signal reception
- Efficient transfers using Micro Direct Memory Access Controller (μDMA)
 - Separate channels for transmit and receive
 - Receive channel request asserted on packet receipt
 - Transmit channel request asserted on empty transmit FIFO

1.1.4.2 Controller Area Network (see page 875)

Controller Area Network (CAN) is a multicast shared serial-bus standard for connecting electronic control units (ECUs). CAN was specifically designed to be robust in electromagnetically noisy environments and can utilize a differential balanced line like RS-485 or twisted-pair wire. Originally created for automotive purposes, it is now used in many embedded control applications (for example, industrial or medical). Bit rates up to 1 Mbps are possible at network lengths below 40 meters. Decreased bit rates allow longer network distances (for example, 125 Kbps at 500m).

A transmitter sends a message to all CAN nodes (broadcasting). Each node decides on the basis of the identifier received whether it should process the message. The identifier also determines the priority that the message enjoys in competition for bus access. Each CAN message can transmit from 0 to 8 bytes of user information.

The LM3S9790 microcontroller includes two CAN units with the following features:

- CAN protocol version 2.0 part A/B
- Bit rates up to 1 Mbps
- 32 message objects with individual identifier masks
- Maskable interrupt
- Disable Automatic Retransmission mode for Time-Triggered CAN (TTCAN) applications
- Programmable Loopback mode for self-test operation
- Programmable FIFO mode enables storage of multiple message objects
- Gluelessly attaches to an external CAN transceiver through the CANnTX and CANnRX signals

1.1.4.3 USB (see page 984)

Universal Serial Bus (USB) is a serial bus standard designed to allow peripherals to be connected and disconnected using a standardized interface without rebooting the system.

The LM3S9790 microcontroller supports three configurations in USB 2.0 full and low speed: USB Device, USB Host, and USB On-The-Go (negotiated on-the-go as host or device when connected to other USB-enabled systems).

The USB module has the following features:

Complies with USB-IF certification standards

- USB 2.0 full-speed (12 Mbps) and low-speed (1.5 Mbps) operation with integrated PHY
- 4 transfer types: Control, Interrupt, Bulk, and Isochronous
- 32 endpoints
 - 1 dedicated control IN endpoint and 1 dedicated control OUT endpoint
 - 15 configurable IN endpoints and 15 configurable OUT endpoints
- 4 KB dedicated endpoint memory: one endpoint may be defined for double-buffered 1023-byte isochronous packet size
- VBUS droop and valid ID detection and interrupt
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
 - Separate channels for transmit and receive for up to three IN endpoints and three OUT endpoints
 - Channel requests asserted when FIFO contains required amount of data

1.1.4.4 **UART** (see page 698)

A Universal Asynchronous Receiver/Transmitter (UART) is an integrated circuit used for RS-232C serial communications, containing a transmitter (parallel-to-serial converter) and a receiver (serial-to-parallel converter), each clocked separately.

The LM3S9790 microcontroller includes three fully programmable 16C550-type UARTs. Although the functionality is similar to a 16C550 UART, this UART design is not register compatible. The UART can generate individually masked interrupts from the Rx, Tx, modem status, and error conditions. The module generates a single combined interrupt when any of the interrupts are asserted and are unmasked.

The three UARTs have the following features:

- Programmable baud-rate generator allowing speeds up to 5 Mbps for regular speed (divide by 16) and 10 Mbps for high speed (divide by 8)
- Separate 16x8 transmit (TX) and receive (RX) FIFOs to reduce CPU interrupt service loading
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Standard asynchronous communication bits for start, stop, and parity
- Line-break generation and detection
- Fully programmable serial interface characteristics
 - 5, 6, 7, or 8 data bits
 - Even, odd, stick, or no-parity bit generation/detection
 - 1 or 2 stop bit generation

- IrDA serial-IR (SIR) encoder/decoder providing
 - Programmable use of IrDA Serial Infrared (SIR) or UART input/output
 - Support of IrDA SIR encoder/decoder functions for data rates up to 115.2 Kbps half-duplex
 - Support of normal 3/16 and low-power (1.41-2.23 μs) bit durations
 - Programmable internal clock generator enabling division of reference clock by 1 to 256 for low-power mode bit duration
- Support for communication with ISO 7816 smart cards
- Full modem handshake support (on UART1)
- LIN protocol support
- Standard FIFO-level and End-of-Transmission interrupts
- Efficient transfers using Micro Direct Memory Access Controller (μDMA)
 - Separate channels for transmit and receive
 - Receive single request asserted when data is in the FIFO; burst request asserted at programmed FIFO level
 - Transmit single request asserted when there is space in the FIFO; burst request asserted at programmed FIFO level

1.1.4.5 I^2C (see page 802)

The Inter-Integrated Circuit (I^2C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL). The I^2C bus interfaces to external I^2C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I^2C bus may also be used for system testing and diagnostic purposes in product development and manufacture.

Each device on the I²C bus can be designated as either a master or a slave. Each I²C module supports both sending and receiving data as either a master or a slave and can operate simultaneously as both a master and a slave. Both the I²C master and slave can generate interrupts.

The LM3S9790 microcontroller includes two I²C modules with the following features:

- Devices on the I²C bus can be designated as either a master or a slave
 - Supports both transmitting and receiving data as either a master or a slave
 - Supports simultaneous master and slave operation
- Four I²C modes
 - Master transmit
 - Master receive
 - Slave transmit

- Slave receive
- Two transmission speeds: Standard (100 Kbps) and Fast (400 Kbps)
- Master and slave interrupt generation
 - Master generates interrupts when a transmit or receive operation completes (or aborts due to an error)
 - Slave generates interrupts when data has been transferred or requested by a master or when a START or STOP condition is detected
- Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode

1.1.4.6 SSI (see page 759)

Synchronous Serial Interface (SSI) is a four-wire bi-directional communications interface that converts data between parallel and serial. The SSI module performs serial-to-parallel conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral device. The SSI module can be configured as either a master or slave device. As a slave device, the SSI module can also be configured to disable its output, which allows a master device to be coupled with multiple slave devices. The TX and RX paths are buffered with separate internal FIFOs.

The SSI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock. Bit rates are generated based on the input clock and the maximum bit rate is determined by the connected peripheral.

The LM3S9790 microcontroller includes two SSI modules with the following features:

- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Master or slave operation
- Programmable clock bit rate and prescaler
- Separate transmit and receive FIFOs, each 16 bits wide and 8 locations deep
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing
- Standard FIFO-based interrupts and End-of-Transmission interrupt
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
 - Separate channels for transmit and receive
 - Receive single request asserted when data is in the FIFO; burst request asserted when FIFO contains 4 entries
 - Transmit single request asserted when there is space in the FIFO; burst request asserted when FIFO contains 4 entries

1.1.4.7 Inter-Integrated Circuit Sound (I²S) Interface (see page 839)

The I²S interface is a configurable serial audio core that contains a transmit module and a receive module. The module is configurable for the I²S as well as Left-Justified and Right-Justified serial audio formats. Data can be in one of four modes: Stereo, Mono, Compact 16-bit Stereo and Compact 8-Bit Stereo.

The transmit and receive modules each have an 8-entry audio-sample FIFO. An audio sample can consist of a Left and Right Stereo sample, a Mono sample, or a Left and Right Compact Stereo sample. In Compact 16-Bit Stereo, each FIFO entry contains both the 16-bit left and 16-bit right samples, allowing efficient data transfers and requiring less memory space. In Compact 8-bit Stereo, each FIFO entry contains an 8-bit left and an 8-bit right sample, reducing memory requirements further.

Both the transmitter and receiver are capable of being a master or a slave.

The Stellaris I²S interface has the following features:

- Configurable audio format supporting I²S, Left-justification, and Right-justification
- Configurable sample size from 8 to 32 bits
- Mono and Stereo support
- 8-, 16-, and 32-bit FIFO interface for packing memory
- Independent transmit and receive 8-entry FIFOs
- Configurable FIFO-level interrupt and µDMA requests
- Independent transmit and receive MCLK direction control
- Transmit and receive internal MCLK sources
- Independent transmit and receive control for serial clock and word select
- MCLK and SCLK can be independently set to master or slave
- Configurable transmit zero or last sample when FIFO empty
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
 - Separate channels for transmit and receive
 - Burst requests
 - Channel requests asserted when FIFO contains required amount of data

1.1.5 System Integration

The LM3S9790 microcontroller provides a variety of standard system functions integrated into the device, including:

- Direct Memory Access Controller (DMA)
- System control and clocks including on-chip precision 16-MHz oscillator

- Four 32-bit timers (up to eight 16-bit)
- Eight Capture Compare PWM pins (CCP)
- Lower-power battery-backed hibernation module
- Real-Time Clock in Hibernation module
- Two Watchdog Timers
 - One timer runs off the main oscillator
 - One timer runs off the precision internal oscillator
- Up to 60 GPIOs, depending on configuration
 - Highly flexible pin muxing allows use as GPIO or one of several peripheral functions
 - Independently configurable to 2, 4 or 8 mA drive capability
 - Up to 4 GPIOs can have 18 mA drive capability

The following sections provide more detail on each of these functions.

1.1.5.1 Direct Memory Access (see page 363)

The LM3S9790 microcontroller includes a Direct Memory Access (DMA) controller, known as micro-DMA (μ DMA). The μ DMA controller provides a way to offload data transfer tasks from the Cortex-M3 processor, allowing for more efficient use of the processor and the available bus bandwidth. The μ DMA controller can perform transfers between memory and peripherals. It has dedicated channels for each supported on-chip module and can be programmed to automatically perform transfers between peripherals and memory as the peripheral is ready to transfer more data. The μ DMA controller provides the following features:

- ARM PrimeCell® 32-channel configurable µDMA controller
- Support for memory-to-memory, memory-to-peripheral, and peripheral-to-memory in multiple transfer modes
 - Basic for simple transfer scenarios
 - Ping-pong for continuous data flow
 - Scatter-gather for a programmable list of arbitrary transfers initiated from a single request
- Highly flexible and configurable channel operation
 - Independently configured and operated channels
 - Dedicated channels for supported on-chip modules
 - Primary and secondary channel assignments
 - One channel each for receive and transmit path for bidirectional modules
 - Dedicated channel for software-initiated transfers
 - Per-channel configurable priority scheme
 - Optional software-initiated requests for any channel

- Two levels of priority
- Design optimizations for improved bus access performance between µDMA controller and the processor core
 - µDMA controller access is subordinate to core access
 - RAM striping
 - Peripheral bus segmentation
- Data sizes of 8, 16, and 32 bits
- Transfer size is programmable in binary steps from 1 to 1024
- Source and destination address increment size of byte, half-word, word, or no increment
- Maskable peripheral requests

1.1.5.2 System Control and Clocks (see page 196)

System control determines the overall operation of the device. It provides information about the device, controls power-saving features, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

- Device identification information: version, part number, SRAM size, Flash memory size, and so on
- Power control
 - On-chip fixed Low Drop-Out (LDO) voltage regulator
 - Hibernation module handles the power-up/down 3.3 V sequencing and control for the core digital logic and analog circuits
 - Low-power options for microcontroller: Sleep and Deep-sleep modes with clock gating
 - Low-power options for on-chip modules: software controls shutdown of individual peripherals and memory
 - 3.3-V supply brown-out detection and reporting via interrupt or reset
- Multiple clock sources for microcontroller system clock
 - Precision Oscillator (PIOSC): On-chip resource providing a 16 MHz ±1% frequency at room temperature
 - 16 MHz ±3% across temperature
 - Can be recalibrated with 7-bit trim resolution
 - Software power down control for low power modes
 - Main Oscillator (MOSC): A frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSC0 input pin, or an external crystal is connected across the OSC0 input and OSC1 output pins.
 - External oscillator used with or without on-chip PLL: select supported frequencies from 1 MHz to 16.384 MHz.
 - · External crystal: from DC to maximum device speed

- Internal 30-kHz Oscillator: on chip resource providing a 30 kHz ± 50% frequency, used during power-saving modes
- 32.768-kHz external oscillator for the Hibernation Module: eliminates need for additional crystal for main clock source
- Flexible reset sources
 - Power-on reset (POR)
 - Reset pin assertion
 - Brown-out reset (BOR) detector alerts to system power drops
 - Software reset
 - Watchdog timer reset
 - MOSC failure

1.1.5.3 Programmable Timers (see page 550)

Programmable timers can be used to count or time external events that drive the Timer input pins. Each GPTM block provides two 16-bit timers/counters that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC). Timers can also be used to trigger analog-to-digital (ADC) conversions.

The General-Purpose Timer Module (GPTM) contains four GPTM blocks with the following functional options:

- Operating modes:
 - 16- or 32-bit programmable one-shot timer
 - 16- or 32-bit programmable periodic timer
 - 16-bit general-purpose timer with an 8-bit prescaler
 - 32-bit Real-Time Clock (RTC) when using an external 32.768-KHz clock as the input
 - 16-bit input-edge count- or time-capture modes
 - 16-bit PWM mode with software-programmable output inversion of the PWM signal
- Count up or down
- Eight Capture Compare PWM pins (CCP)
- Daisy chaining of timer modules to allow a single timer to initiate multiple timing events
- ADC event trigger
- User-enabled stalling when the microcontroller asserts CPU Halt flag during debug (excluding RTC mode)
- Ability to determine the elapsed time between the assertion of the timer interrupt and entry into the interrupt service routine.

- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
 - Dedicated channel for each timer
 - Burst request generated on timer interrupt

1.1.5.4 CCP Pins (see page 557)

Capture Compare PWM pins (CCP) can be used by the General-Purpose Timer Module to time/count external events using the CCP pin as an input. Alternatively, the GPTM can generate a simple PWM output on the CCP pin.

The LM3S9790 microcontroller includes eight Capture Compare PWM pins (CCP) that can be programmed to operate in the following modes:

- Capture: The GP Timer is incremented/decremented by programmed events on the CCP input. The GP Timer captures and stores the current timer value when a programmed event occurs.
- Compare: The GP Timer is incremented/decremented by programmed events on the CCP input. The GP Timer compares the current value with a stored value and generates an interrupt when a match occurs.
- PWM: The GP Timer is incremented/decremented by the system clock. A PWM signal is generated based on a match between the counter value and a value stored in a match register and is output on the CCP pin.

1.1.5.5 Hibernation Module (see page 299)

The Hibernation module provides logic to switch power off to the main processor and peripherals and to wake on external or time-based events. The Hibernation module includes power-sequencing logic and has the following features:

- 32-bit real-time counter (RTC)
 - Two 32-bit RTC match registers for timed wake-up and interrupt generation
 - RTC predivider trim for making fine adjustments to the clock rate
- Two mechanisms for power control
 - System power control using discrete external regulator
 - On-chip power control using internal switches under register control
- Dedicated pin for waking using an external signal
- RTC operational and hibernation memory valid as long as V_{BAT} is valid
- Low-battery detection, signaling, and interrupt generation
- Clock source from a 32.768-kHz external oscillator or a 4.194304-MHz crystal; 32.768-kHz external oscillator can be used for main controller clock
- 64 32-bit words of non-volatile memory to save state during hibernation
- Programmable interrupts for RTC match, external wake, and low battery events

1.1.5.6 Watchdog Timers (see page 596)

A watchdog timer is used to regain control when a system has failed due to a software error or to the failure of an external device to respond in the expected way. The Stellaris Watchdog Timer can generate an interrupt or a reset when a time-out value is reached. In addition, the Watchdog Timer is ARM FiRM-compliant and can be configured to generate an interrupt to the microcontroller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

The LM3S9790 microcontroller has two Watchdog Timer modules: Watchdog Timer 0 uses the system clock for its timer clock; Watchdog Timer 1 uses the PIOSC as its timer clock. The Stellaris Watchdog Timer module has the following features:

- 32-bit down counter with a programmable load register
- Separate watchdog clock with an enable
- Programmable interrupt generation logic with interrupt masking
- Lock register protection from runaway software
- Reset generation logic with an enable/disable
- User-enabled stalling when the microcontroller asserts the CPU Halt flag during debug

1.1.5.7 Programmable GPIOs (see page 421)

General-purpose input/output (GPIO) pins offer flexibility for a variety of connections. The Stellaris GPIO module is comprised of nine physical GPIO blocks, each corresponding to an individual GPIO port. The GPIO module is FiRM-compliant (compliant to the ARM Foundation IP for Real-Time Microcontrollers specification) and supports 0-60 programmable input/output pins. The number of GPIOs available depends on the peripherals being used (see "Signal Tables" on page 1138 for the signals available to each GPIO pin).

- Up to 60 GPIOs, depending on configuration
- Highly flexible pin muxing allows use as GPIO or one of several peripheral functions
- 5-V-tolerant in input configuration
- Fast toggle capable of a change every two clock cycles
- Two means of port access: either Advanced High-Performance Bus (AHB) with better back-to-back access performance, or the legacy Advanced Peripheral Bus (APB) for backwards-compatibility with existing code
- Programmable control for GPIO interrupts
 - Interrupt generation masking
 - Edge-triggered on rising, falling, or both
 - Level-sensitive on High or Low values
- Bit masking in both read and write operations through address lines

- Can be used to initiate an ADC sample sequence
- Pins configured as digital inputs are Schmitt-triggered
- Programmable control for GPIO pad configuration
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive for digital communication; up to four pads can be configured with an 18-mA pad drive for high-current applications
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables

1.1.6 Analog

The LM3S9790 microcontroller provides analog functions integrated into the device, including:

- Two 10-bit Analog-to-Digital Converters (ADC) with 16 analog input channels and a sample rate of one million samples/second
- Three analog comparators
- 16 digital comparators
- On-chip voltage regulator

The following provides more detail on these analog functions.

1.1.6.1 ADC (see page 621)

An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number. The Stellaris ADC module features 10-bit conversion resolution and supports 16 input channels plus an internal temperature sensor. Four buffered sample sequencers allow rapid sampling of up to 16 analog input sources without controller intervention. Each sample sequencer provides flexible programming with fully configurable input source, trigger events, interrupt generation, and sequencer priority. Each ADC module has a digital comparator function that allows the conversion value to be diverted to a comparison unit that provides eight digital comparators.

The LM3S9790 microcontroller provides two ADC modules with the following features:

- 16 shared analog input channels
- Single-ended and differential-input configurations
- On-chip internal temperature sensor
- Maximum sample rate of one million samples/second
- Optional phase shift in sample time programmable from 22.5° to 337.5°
- Four programmable sample conversion sequencers from one to eight entries long, with corresponding conversion result FIFOs

- Flexible trigger control
 - Controller (software)
 - Timers
 - Analog Comparators
 - GPIO
- Hardware averaging of up to 64 samples for improved accuracy
- Digital comparison unit providing eight digital comparators
- Converter uses an internal 3-V reference or an external reference
- Power and ground for the analog circuitry is separate from the digital power and ground
- Efficient transfers using Micro Direct Memory Access Controller (μDMA)
 - Dedicated channel for each sample sequencer
 - ADC module uses burst requests for DMA

1.1.6.2 Analog Comparators (see page 1123)

An analog comparator is a peripheral that compares two analog voltages and provides a logical output that signals the comparison result. The LM3S9790 microcontroller provides three independent integrated analog comparators that can be configured to drive an output or generate an interrupt or ADC event.

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts or triggers to the ADC to cause it to start capturing a sample sequence. The interrupt generation and ADC triggering logic is separate. This means, for example, that an interrupt can be generated on a rising edge and the ADC triggered on a falling edge.

The LM3S9790 microcontroller provides three independent integrated analog comparators with the following functions:

- Compare external pin input to external pin input or to internal programmable voltage reference
- Compare a test voltage against any one of the following voltages:
 - An individual external reference voltage
 - A shared single external reference voltage
 - A shared internal reference voltage

1.1.7 JTAG and ARM Serial Wire Debug (see page 184)

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling

design-for-test features such as I/O pin observation and control, scan testing, and debugging. Texas Instruments replaces the ARM SW-DP and JTAG-DP with the ARM Serial Wire JTAG Debug Port (SWJ-DP) interface. The SWJ-DP interface combines the SWD and JTAG debug ports into one module providing all the normal JTAG debug and test functionality plus real-time access to system memory without halting the core or requiring any target resident code. The SWJ-DP interface has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions: BYPASS, IDCODE, SAMPLE/PRELOAD, EXTEST and INTEST
- ARM additional instructions: APACC, DPACC and ABORT
- Integrated ARM Serial Wire Debug (SWD)
 - Serial Wire JTAG Debug Port (SWJ-DP)
 - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
 - Data Watchpoint and Trace (DWT) unit for implementing watchpoints, trigger resources, and system profiling
 - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
 - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer

1.1.8 Packaging and Temperature

- Industrial-range 100-pin RoHS-compliant LQFP package
- Industrial-range 108-ball RoHS-compliant BGA package

1.2 Target Applications

The Stellaris family is positioned for cost-conscious applications requiring significant control processing and connectivity capabilities such as:

- Remote monitoring
- Electronic point-of-sale (POS) machines
- Test and measurement equipment
- Network appliances
- Factory automation
- HVAC and building control
- Gaming equipment
- Motion control
- Medical instrumentation

- Fire and security
- Power and energy
- Transportation

1.3 High-Level Block Diagram

Figure 1-1 on page 73 depicts the features on the Stellaris LM3S9790 microcontroller. Note that there are two on-chip buses that connect the core to the peripherals. The Advanced Peripheral Bus (APB) bus is the legacy bus. The Advanced High-Performance Bus (AHB) bus provides better back-to-back access performance than the APB bus.




Figure 1-1. Stellaris LM3S9790 Microcontroller High-Level Block Diagram

March 19, 2011 73

1.4 Hardware Details

Details on the pins and package can be found in the following sections:

- "Pin Diagram" on page 1136
- "Signal Tables" on page 1138
- "Operating Characteristics" on page 1203
- "Electrical Characteristics" on page 1204
- "Package Information" on page 1286

2 The Cortex-M3 Processor

The ARM® Cortex[™]-M3 processor provides a high-performance, low-cost platform that meets the system requirements of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts. Features include:

- 32-bit ARM® Cortex™-M3 architecture optimized for small-footprint embedded applications
- Outstanding processing performance combined with fast interrupt handling
- Thumb-2 mixed 16-/32-bit instruction set delivers the high performance expected of a 32-bit ARM core in a compact memory size usually associated with 8- and 16-bit devices, typically in the range of a few kilobytes of memory for microcontroller-class applications
 - Single-cycle multiply instruction and hardware divide
 - Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
 - Unaligned data access, enabling data to be efficiently packed into memory
- Fast code execution permits slower processor clock or increases sleep mode time
- Harvard architecture characterized by separate buses for instruction and data
- Efficient processor core, system and memories
- Hardware division and fast multiplier
- Deterministic, high-performance interrupt handling for time-critical applications
- Memory protection unit (MPU) to provide a privileged mode for protected operating system functionality
- Enhanced system debug with extensive breakpoint and trace capabilities
- Serial Wire Debug and Serial Wire Trace reduce the number of pins required for debugging and tracing
- Migration from the ARM7 processor family for better performance and power efficiency
- Optimized for single-cycle Flash memory usage
- Ultra-low power consumption with integrated sleep modes
- 80-MHz operation
- 1.25 DMIPS/MHz

The Stellaris® family of microcontrollers builds on this core to bring high-performance 32-bit computing to cost-sensitive embedded microcontroller applications, such as factory automation and control, industrial control power devices, building and home automation, and stepper motor control.

This chapter provides information on the Stellaris implementation of the Cortex-M3 processor, including the programming model, the memory model, the exception model, fault handling, and power management.

For technical details on the instruction set, see the *Cortex*™-*M3 Instruction Set Technical User's Manual*.

2.1 Block Diagram

The Cortex-M3 processor is built on a high-performance processor core, with a 3-stage pipeline Harvard architecture, making it ideal for demanding embedded applications. The processor delivers exceptional power efficiency through an efficient instruction set and extensively optimized design, providing high-end processing hardware including single-cycle 32x32 multiplication and dedicated hardware division.

To facilitate the design of cost-sensitive devices, the Cortex-M3 processor implements tightly coupled system components that reduce processor area while significantly improving interrupt handling and system debug capabilities. The Cortex-M3 processor implements a version of the Thumb® instruction set, ensuring high code density and reduced program memory requirements. The Cortex-M3 instruction set provides the exceptional performance expected of a modern 32-bit architecture, with the high code density of 8-bit and 16-bit microcontrollers.

The Cortex-M3 processor closely integrates a nested interrupt controller (NVIC), to deliver industry-leading interrupt performance. The Stellaris NVIC includes a non-maskable interrupt (NMI) and provides eight interrupt priority levels. The tight integration of the processor core and NVIC provides fast execution of interrupt service routines (ISRs), dramatically reducing interrupt latency. The hardware stacking of registers and the ability to suspend load-multiple and store-multiple operations further reduce interrupt latency. Interrupt handlers do not require any assembler stubs which removes code overhead from the ISRs. Tail-chaining optimization also significantly reduces the overhead when switching from one ISR to another. To optimize low-power designs, the NVIC integrates with the sleep modes, including Deep-sleep mode, which enables the entire device to be rapidly powered down.




Figure 2-1. CPU Block Diagram

2.2 Overview

2.2.1 System-Level Interface

The Cortex-M3 processor provides multiple interfaces using AMBA® technology to provide high-speed, low-latency memory accesses. The core supports unaligned data accesses and implements atomic bit manipulation that enables faster peripheral controls, system spinlocks, and thread-safe Boolean data handling.

The Cortex-M3 processor has a memory protection unit (MPU) that provides fine-grain memory control, enabling applications to implement security privilege levels and separate code, data and stack on a task-by-task basis.

2.2.2 Integrated Configurable Debug

The Cortex-M3 processor implements a complete hardware debug solution, providing high system visibility of the processor and memory through either a traditional JTAG port or a 2-pin Serial Wire Debug (SWD) port that is ideal for microcontrollers and other small package devices. The Stellaris implementation replaces the ARM SW-DP and JTAG-DP with the ARM CoreSight™-compliant Serial Wire JTAG Debug Port (SWJ-DP) interface. The SWJ-DP interface combines the SWD and JTAG debug ports into one module. See the *ARM® Debug Interface V5 Architecture Specification* for details on SWJ-DP.

For system trace, the processor integrates an Instrumentation Trace Macrocell (ITM) alongside data watchpoints and a profiling unit. To enable simple and cost-effective profiling of the system trace events, a Serial Wire Viewer (SWV) can export a stream of software-generated messages, data trace, and profiling information through a single pin.

The Flash Patch and Breakpoint Unit (FPB) provides up to eight hardware breakpoint comparators that debuggers can use. The comparators in the FPB also provide remap functions of up to eight words in the program code in the CODE memory region. This enables applications stored in a read-only area of Flash memory to be patched in another area of on-chip SRAM or Flash memory. If a patch is required, the application programs the FPB to remap a number of addresses. When those addresses are accessed, the accesses are redirected to a remap table specified in the FPB configuration.

For more information on the Cortex-M3 debug capabilities, see the ARM® Debug Interface V5 Architecture Specification.

2.2.3 Trace Port Interface Unit (TPIU)

The TPIU acts as a bridge between the Cortex-M3 trace data from the ITM, and an off-chip Trace Port Analyzer, as shown in Figure 2-2 on page 78.

Debua Serial Wire ATB Trace Out ATB Asynchronous FIFO Trace Port Interface (serializer) Slave (SWO) Port APB APB Slave • Interface Port

Figure 2-2. TPIU Block Diagram

2.2.4 Cortex-M3 System Component Details

The Cortex-M3 includes the following system components:

■ SysTick

A 24-bit count-down timer that can be used as a Real-Time Operating System (RTOS) tick timer or as a simple counter (see "System Timer (SysTick)" on page 118).

Nested Vectored Interrupt Controller (NVIC)

An embedded interrupt controller that supports low latency interrupt processing (see "Nested Vectored Interrupt Controller (NVIC)" on page 119).

System Control Block (SCB)

The programming model interface to the processor. The SCB provides system implementation information and system control, including configuration, control, and reporting of system exceptions(see "System Control Block (SCB)" on page 121).

■ Memory Protection Unit (MPU)

Improves system reliability by defining the memory attributes for different memory regions. The MPU provides up to eight different regions and an optional predefined background region (see "Memory Protection Unit (MPU)" on page 121).

2.3 Programming Model

This section describes the Cortex-M3 programming model. In addition to the individual core register descriptions, information about the processor modes and privilege levels for software execution and stacks is included.

2.3.1 Processor Mode and Privilege Levels for Software Execution

The Cortex-M3 has two modes of operation:

Thread mode

Used to execute application software. The processor enters Thread mode when it comes out of reset.

■ Handler mode

Used to handle exceptions. When the processor has finished exception processing, it returns to Thread mode.

In addition, the Cortex-M3 has two privilege levels:

Unprivileged

In this mode, software has the following restrictions:

- Limited access to the MSR and MRS instructions and no use of the CPS instruction
- No access to the system timer, NVIC, or system control block
- Possibly restricted access to memory or peripherals
- Privileged

In this mode, software can use all the instructions and has access to all resources.

In Thread mode, the **CONTROL** register (see page 93) controls whether software execution is privileged or unprivileged. In Handler mode, software execution is always privileged.

Only privileged software can write to the **CONTROL** register to change the privilege level for software execution in Thread mode. Unprivileged software can use the SVC instruction to make a supervisor call to transfer control to privileged software.

2.3.2 Stacks

The processor uses a full descending stack, meaning that the stack pointer indicates the last stacked item on the stack memory. When the processor pushes a new item onto the stack, it decrements the stack pointer and then writes the item to the new memory location. The processor implements

two stacks: the main stack and the process stack, with independent copies of the stack pointer (see the **SP** register on page 83).

In Thread mode, the **CONTROL** register (see page 93) controls whether the processor uses the main stack or the process stack. In Handler mode, the processor always uses the main stack. The options for processor operations are shown in Table 2-1 on page 80.

Table 2-1. Summary of Processor Mode, Privilege Level, and Stack Use

Processor Mode	Use	Privilege Level	Stack Used
Thread	Applications	Privileged or unprivileged ^a	Main stack or process stack ^a
Handler	Exception handlers	Always privileged	Main stack

a. See CONTROL (page 93).

2.3.3 Register Map

Figure 2-3 on page 80 shows the Cortex-M3 register set. Table 2-2 on page 81 lists the Core registers. The core registers are not memory mapped and are accessed by register name, so the base address is n/a (not applicable) and there is no offset.

Figure 2-3. Cortex-M3 Register Set




Table 2-2. Processor Register Map

Offset	Name	Туре	Reset	Description	See page
-	R0	R/W	-	Cortex General-Purpose Register 0	82
-	R1	R/W	-	Cortex General-Purpose Register 1	82
-	R2	R/W	-	Cortex General-Purpose Register 2	82
-	R3	R/W	-	Cortex General-Purpose Register 3	82
-	R4	R/W	-	Cortex General-Purpose Register 4	82
-	R5	R/W	-	Cortex General-Purpose Register 5	82
-	R6	R/W	-	Cortex General-Purpose Register 6	82
-	R7	R/W	-	Cortex General-Purpose Register 7	82
-	R8	R/W	-	Cortex General-Purpose Register 8	82
-	R9	R/W	-	Cortex General-Purpose Register 9	82
-	R10	R/W	-	Cortex General-Purpose Register 10	82
-	R11	R/W	-	Cortex General-Purpose Register 11	82
-	R12	R/W	-	Cortex General-Purpose Register 12	82
-	SP	R/W	-	Stack Pointer	83
-	LR	R/W	0xFFFF.FFFF	Link Register	84
-	PC	R/W	-	Program Counter	85
-	PSR	R/W	0x0100.0000	Program Status Register	86
-	PRIMASK	R/W	0x0000.0000	Priority Mask Register	90
-	FAULTMASK	R/W	0x0000.0000	Fault Mask Register	91
-	BASEPRI	R/W	0x0000.0000	Base Priority Mask Register	92
-	CONTROL	R/W	0x0000.0000	Control Register	93

2.3.4 Register Descriptions

This section lists and describes the Cortex-M3 registers, in the order shown in Figure 2-3 on page 80. The core registers are not memory mapped and are accessed by register name rather than offset.

Note: The register type shown in the register descriptions refers to type during program execution in Thread mode and Handler mode. Debug access can differ.

Register 1: Cortex General-Purpose Register 0 (R0)

Register 2: Cortex General-Purpose Register 1 (R1)

Register 3: Cortex General-Purpose Register 2 (R2)

Register 4: Cortex General-Purpose Register 3 (R3)

Register 5: Cortex General-Purpose Register 4 (R4)

Register 6: Cortex General-Purpose Register 5 (R5)

Register 7: Cortex General-Purpose Register 6 (R6)

Register 8: Cortex General-Purpose Register 7 (R7)

Register 9: Cortex General-Purpose Register 8 (R8)

Register 10: Cortex General-Purpose Register 9 (R9)

Register 11: Cortex General-Purpose Register 10 (R10)


Register 12: Cortex General-Purpose Register 11 (R11)

Register 13: Cortex General-Purpose Register 12 (R12)

The **Rn** registers are 32-bit general-purpose registers for data operations and can be accessed from either privileged or unprivileged mode.


Cortex General-Purpose Register 0 (R0)





Register 14: Stack Pointer (SP)

The **Stack Pointer (SP)** is register R13. In Thread mode, the function of this register changes depending on the ASP bit in the **Control Register (CONTROL)** register. When the ASP bit is clear, this register is the **Main Stack Pointer (MSP)**. When the ASP bit is set, this register is the **Process Stack Pointer (PSP)**. On reset, the ASP bit is clear, and the processor loads the **MSP** with the value from address 0x0000.0000. The **MSP** can only be accessed in privileged mode; the **PSP** can be accessed in either privileged or unprivileged mode.




Register 15: Link Register (LR)

The **Link Register (LR)** is register R14, and it stores the return information for subroutines, function calls, and exceptions. **LR** can be accessed from either privileged or unprivileged mode.

 ${\tt EXC_RETURN}$ is loaded into **LR** on exception entry. See Table 2-10 on page 111 for the values and description.

Link Register (LR)

Type R/W, reset 0xFFFF.FFF



Bit/Field Name Type Reset Description


31:0 LINK R/W 0xFFF.FFF This field is the return address.

Register 16: Program Counter (PC)

The **Program Counter (PC)** is register R15, and it contains the current program address. On reset, the processor loads the **PC** with the value of the reset vector, which is at address 0x0000.0004. Bit 0 of the reset vector is loaded into the THUMB bit of the **EPSR** at reset and must be 1. The **PC** register can be accessed in either privileged or unprivileged mode.

Program Counter (PC)

Type R/W, reset -



Bit/Field	Name	Type	Reset	Description
31:0	PC	R/W	-	This field is the current program address.

Register 17: Program Status Register (PSR)

Note: This register is also referred to as **xPSR**.

The **Program Status Register (PSR)** has three functions, and the register bits are assigned to the different functions:

- Application Program Status Register (APSR), bits 31:27,
- Execution Program Status Register (EPSR), bits 26:24, 15:10
- Interrupt Program Status Register (IPSR), bits 6:0

The **PSR**, **IPSR**, and **EPSR** registers can only be accessed in privileged mode; the **APSR** register can be accessed in either privileged or unprivileged mode.

APSR contains the current state of the condition flags from previous instruction executions.

EPSR contains the Thumb state bit and the execution state bits for the If-Then (IT) instruction or the Interruptible-Continuable Instruction (ICI) field for an interrupted load multiple or store multiple instruction. Attempts to read the **EPSR** directly through application software using the MSR instruction always return zero. Attempts to write the **EPSR** using the MSR instruction in application software are always ignored. Fault handlers can examine the **EPSR** value in the stacked **PSR** to determine the operation that faulted (see "Exception Entry and Return" on page 109).

IPSR contains the exception type number of the current Interrupt Service Routine (ISR).

These registers can be accessed individually or as a combination of any two or all three registers, using the register name as an argument to the MSR or MRS instructions. For example, all of the registers can be read using **PSR** with the MRS instruction, or **APSR** only can be written to using **APSR** with the MSR instruction. page 86 shows the possible register combinations for the **PSR**. See the MRS and MSR instruction descriptions in the *Cortex*TM-*M3 Instruction Set Technical User's Manual* for more information about how to access the program status registers.


Table 2-3. PSR Register Combinations

Register	Туре	Combination
PSR	R/W ^{a, b}	APSR, EPSR, and IPSR
IEPSR	RO	EPSR and IPSR
IAPSR	R/W ^a	APSR and IPSR
EAPSR	R/W ^b	APSR and EPSR

a. The processor ignores writes to the IPSR bits.

Program Status Register (PSR)

Type R/W, reset 0x0100.0000



b. Reads of the EPSR bits return zero, and the processor ignores writes to these bits.

Bit/Field	Name	Туре	Reset	Description
31	N	R/W	0	APSR Negative or Less Flag
				Value Description
				1 The previous operation result was negative or less than.
				The previous operation result was positive, zero, greater than, or equal.
				The value of this bit is only meaningful when accessing PSR or APSR .
30	Z	R/W	0	APSR Zero Flag
				Value Description
				1 The previous operation result was zero.
				0 The previous operation result was non-zero.
				The value of this bit is only meaningful when accessing PSR or APSR .
29	С	R/W	0	APSR Carry or Borrow Flag
				Value Description
				1 The previous add operation resulted in a carry bit or the previous subtract operation did not result in a borrow bit.
				The previous add operation did not result in a carry bit or the previous subtract operation resulted in a borrow bit.
				The value of this bit is only meaningful when accessing PSR or APSR .
28	V	R/W	0	APSR Overflow Flag
				Value Description
				1 The previous operation resulted in an overflow.
				0 The previous operation did not result in an overflow.
				The value of this bit is only meaningful when accessing PSR or APSR .
27	Q	R/W	0	APSR DSP Overflow and Saturation Flag
				Value Description
				1 DSP Overflow or saturation has occurred.
				0 DSP overflow or saturation has not occurred since reset or since the bit was last cleared.
				The value of this bit is only meaningful when accessing PSR or APSR .

March 19, 2011 87

This bit is cleared by software using an ${\tt MRS}$ instruction.

Bit/Field	Name	Туре	Reset	Description
26:25	ICI / IT	RO	0x0	EPSR ICI / IT status These bits, along with bits 15:10, contain the Interruptible-Continuable Instruction (ICI) field for an interrupted load multiple or store multiple instruction or the execution state bits of the IT instruction. When EPSR holds the ICI execution state, bits 26:25 are zero. The If-Then block contains up to four instructions following a 16-bit IT instruction. Each instruction in the block is conditional. The conditions for the instructions are either all the same, or some can be the inverse of others. See the Cortex™-M3 Instruction Set Technical User's Manual for more information. The value of this field is only meaningful when accessing PSR or EPSR.
24	THUMB	RO	1	EPSR Thumb State This bit indicates the Thumb state and should always be set. The following can clear the THUMB bit:
				The BLX, BX and POP {PC} instructions
				Restoration from the stacked xPSR value on an exception return
				■ Bit 0 of the vector value on an exception entry Attempting to execute instructions when this bit is clear results in a fault or lockup. See "Lockup" on page 113 for more information. The value of this bit is only meaningful when accessing PSR or EPSR.
23:16	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:10	ICI / IT	RO	0x0	EPSR ICI / IT status These bits, along with bits 26:25, contain the Interruptible-Continuable Instruction (ICI) field for an interrupted load multiple or store multiple instruction or the execution state bits of the IT instruction. When an interrupt occurs during the execution of an LDM, STM, PUSH or POP instruction, the processor stops the load multiple or store multiple instruction operation temporarily and stores the next register operand in the multiple operation to bits 15:12. After servicing the interrupt, the processor returns to the register pointed to by bits 15:12 and resumes execution of the multiple load or store instruction. When EPSR holds the ICI execution state, bits 11:10 are zero. The If-Then block contains up to four instructions following a 16-bit IT instruction. Each instruction in the block is conditional. The conditions for the instructions are either all the same, or some can be the inverse of others. See the Cortex TM -M3 Instruction Set Technical User's Manual for more information. The value of this field is only meaningful when accessing PSR or EPSR.
9:7	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

D''/E' 11		-	5 .	5	
Bit/Field	Name	Type	Reset	Description	
6:0	ISRNUM	RO	0x00	IPSR ISR N This field co Service Rou	ntains the exception type number of the current Interrupt
				Value	Description
				0x00	Thread mode
				0x01	Reserved
				0x02	NMI
				0x03	Hard fault
				0x04	Memory management fault
				0x05	Bus fault
				0x06	Usage fault
				0x07-0x0A	Reserved
				0x0B	SVCall
				0x0C	Reserved for Debug
				0x0D	Reserved
				0x0E	PendSV
				0x0F	SysTick
				0x10	Interrupt Vector 0
				0x11	Interrupt Vector 1
				0x46	Interrupt Vector 54
				0x47-0x7F	Reserved
				See "Excen	tion Types" on page 104 for more information


See "Exception Types" on page 104 for more information. The value of this field is only meaningful when accessing **PSR** or **IPSR**.

Register 18: Priority Mask Register (PRIMASK)

The **PRIMASK** register prevents activation of all exceptions with programmable priority. Reset, non-maskable interrupt (NMI), and hard fault are the only exceptions with fixed priority. Exceptions should be disabled when they might impact the timing of critical tasks. This register is only accessible in privileged mode. The MSR and MRS instructions are used to access the **PRIMASK** register, and the CPS instruction may be used to change the value of the **PRIMASK** register. See the *Cortex™-M3 Instruction Set Technical User's Manual* for more information on these instructions. For more information on exception priority levels, see "Exception Types" on page 104.

Priority Mask Register (PRIMASK)

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	PRIMASK	R/W	0	Priority Mask

Value Description


- Prevents the activation of all exceptions with configurable priority.
- 0 No effect.

Register 19: Fault Mask Register (FAULTMASK)

The **FAULTMASK** register prevents activation of all exceptions except for the Non-Maskable Interrupt (NMI). Exceptions should be disabled when they might impact the timing of critical tasks. This register is only accessible in privileged mode. The MSR and MRS instructions are used to access the **FAULTMASK** register, and the CPS instruction may be used to change the value of the **FAULTMASK** register. See the *Cortex* TM-M3 Instruction Set Technical User's Manual for more information on these instructions. For more information on exception priority levels, see "Exception Types" on page 104.

Fault Mask Register (FAULTMASK)

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	FAULTMASK	R/W	0	Fault Mask

Value Description

- 1 Prevents the activation of all exceptions except for NMI.
- 0 No effect.

The processor clears the ${\tt FAULTMASK}$ bit on exit from any exception handler except the NMI handler.

Register 20: Base Priority Mask Register (BASEPRI)

The BASEPRI register defines the minimum priority for exception processing. When BASEPRI is set to a nonzero value, it prevents the activation of all exceptions with the same or lower priority level as the BASEPRI value. Exceptions should be disabled when they might impact the timing of critical tasks. This register is only accessible in privileged mode. For more information on exception priority levels, see "Exception Types" on page 104.

Base Priority Mask Register (BASEPRI)


Type R/W, reset 0x0000.0000

4:0

reserved

RO

0x0



Bil/Field	ivame	туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:5	BASEPRI	R/W	0x0	Base Priority

Base Priority

Any exception that has a programmable priority level with the same or lower priority as the value of this field is masked. The **PRIMASK** register can be used to mask all exceptions with programmable priority levels. Higher priority exceptions have lower priority levels.

Value Description 0x0 All exceptions are unmasked. 0x1 All exceptions with priority level 1-7 are masked. All exceptions with priority level 2-7 are masked. 0x2 All exceptions with priority level 3-7 are masked. 0x3 0x4 All exceptions with priority level 4-7 are masked. 0x5 All exceptions with priority level 5-7 are masked. All exceptions with priority level 6-7 are masked. 0x6 0x7 All exceptions with priority level 7 are masked.

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 21: Control Register (CONTROL)


The **CONTROL** register controls the stack used and the privilege level for software execution when the processor is in Thread mode. This register is only accessible in privileged mode.

Handler mode always uses **MSP**, so the processor ignores explicit writes to the ASP bit of the **CONTROL** register when in Handler mode. The exception entry and return mechanisms automatically update the **CONTROL** register based on the EXC_RETURN value (see Table 2-10 on page 111). In an OS environment, threads running in Thread mode should use the process stack and the kernel and exception handlers should use the main stack. By default, Thread mode uses **MSP**. To switch the stack pointer used in Thread mode to **PSP**, either use the MSR instruction to set the ASP bit, as detailed in the *Cortex™-M3 Instruction Set Technical User's Manual*, or perform an exception return to Thread mode with the appropriate EXC_RETURN value, as shown in Table 2-10 on page 111.

Note: When changing the stack pointer, software must use an ISB instruction immediately after the MSR instruction, ensuring that instructions after the ISB execute use the new stack pointer. See the *Cortex*TM-M3 Instruction Set Technical User's Manual.

Control Register (CONTROL)

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	ASP	R/W	0	Active Stack Pointer
				Value Description
				1 PSP is the current stack pointer.
				0 MSP is the current stack pointer
				In Handler mode, this bit reads as zero and ignores writes. The Cortex-M3 updates this bit automatically on exception return.
0	TMPL	R/W	0	Thread Mode Privilege Level
				Value Description

Value Description

- 1 Unprivileged software can be executed in Thread mode.
- Only privileged software can be executed in Thread mode.

2.3.5 Exceptions and Interrupts

The Cortex-M3 processor supports interrupts and system exceptions. The processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions. An exception changes the normal flow of software control. The processor uses Handler mode to handle all exceptions except for reset. See "Exception Entry and Return" on page 109 for more information.

The NVIC registers control interrupt handling. See "Nested Vectored Interrupt Controller (NVIC)" on page 119 for more information.

2.3.6 Data Types

The Cortex-M3 supports 32-bit words, 16-bit halfwords, and 8-bit bytes. The processor also supports 64-bit data transfer instructions. All instruction and data memory accesses are little endian. See "Memory Regions, Types and Attributes" on page 96 for more information.

2.4 Memory Model

This section describes the processor memory map, the behavior of memory accesses, and the bit-banding features. The processor has a fixed memory map that provides up to 4 GB of addressable memory.

The memory map for the LM3S9790 controller is provided in Table 2-4 on page 94. In this manual, register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

The regions for SRAM and peripherals include bit-band regions. Bit-banding provides atomic operations to bit data (see "Bit-Banding" on page 99).

The processor reserves regions of the Private peripheral bus (PPB) address range for core peripheral registers (see "Cortex-M3 Peripherals" on page 118).

Note: Within the memory map, all reserved space returns a bus fault when read or written.

Table 2-4. Memory Map

Start	End	Description	For details, see page
Memory	<u>'</u>		
0x0000.0000	0x0001.FFFF	On-chip Flash	330
0x0002.0000	0x00FF.FFFF	Reserved	-
0x0100.0000	0x1FFF.FFFF	Reserved for ROM	328
0x2000.0000	0x2000.FFFF	Bit-banded on-chip SRAM	328
0x2001.0000	0x21FF.FFFF	Reserved	-
0x2200.0000	0x221F.FFFF	Bit-band alias of 0x2000.0000 through 0x200F.FFFF	328
0x2220.0000	0x3FFF.FFFF	Reserved	-
FiRM Peripherals	1	'	'
0x4000.0000	0x4000.0FFF	Watchdog timer 0	599
0x4000.1000	0x4000.1FFF	Watchdog timer 1	599
0x4000.2000	0x4000.3FFF	Reserved	-
0x4000.4000	0x4000.4FFF	GPIO Port A	434
0x4000.5000	0x4000.5FFF	GPIO Port B	434
0x4000.6000	0x4000.6FFF	GPIO Port C	434

Table 2-4. Memory Map (continued)

Start	End	Description	For details, see page
0x4000.7000	0x4000.7FFF	GPIO Port D	434
0x4000.8000	0x4000.8FFF	SSIO	774
0x4000.9000	0x4000.9FFF	SSI1	774
0x4000.A000	0x4000.BFFF	Reserved	-
0x4000.C000	0x4000.CFFF	UART0	711
0x4000.D000	0x4000.DFFF	UART1	711
0x4000.E000	0x4000.EFFF	UART2	711
0x4000.F000	0x4001.FFFF	Reserved	-
Peripherals	1	1	<u>'</u>
0x4002.0000	0x4002.0FFF	I ² C 0	818
0x4002.1000	0x4002.1FFF	I ² C 1	818
0x4002.2000	0x4002.3FFF	Reserved	-
0x4002.4000	0x4002.4FFF	GPIO Port E	434
0x4002.5000	0x4002.5FFF	GPIO Port F	434
0x4002.6000	0x4002.6FFF	GPIO Port G	434
0x4002.7000	0x4002.7FFF	GPIO Port H	434
0x4002.8000	0x4002.FFFF	Reserved	-
0x4003.0000	0x4003.0FFF	Timer 0	565
0x4003.1000	0x4003.1FFF	Timer 1	565
0x4003.2000	0x4003.2FFF	Timer 2	565
0x4003.3000	0x4003.3FFF	Timer 3	565
0x4003.4000	0x4003.7FFF	Reserved	-
0x4003.8000	0x4003.8FFF	ADC0	641
0x4003.9000	0x4003.9FFF	ADC1	641
0x4003.A000	0x4003.BFFF	Reserved	-
0x4003.C000	0x4003.CFFF	Analog Comparators	1123
0x4003.D000	0x4003.DFFF	GPIO Port J	434
0x4003.E000	0x4003.FFFF	Reserved	-
0x4004.0000	0x4004.0FFF	CAN0 Controller	895
0x4004.1000	0x4004.1FFF	CAN1 Controller	895
0x4004.2000	0x4004.7FFF	Reserved	-
0x4004.8000	0x4004.8FFF	Ethernet Controller	938
0x4004.9000	0x4004.FFFF	Reserved	-
0x4005.0000	0x4005.0FFF	USB	1011
0x4005.1000	0x4005.3FFF	Reserved	-
0x4005.4000	0x4005.4FFF	l ² S0	851
0x4005.5000	0x4005.7FFF	Reserved	-
0x4005.8000	0x4005.8FFF	GPIO Port A (AHB aperture)	434
0x4005.9000	0x4005.9FFF	GPIO Port B (AHB aperture)	434
0x4005.A000	0x4005.AFFF	GPIO Port C (AHB aperture)	434
0x4005.B000	0x4005.BFFF	GPIO Port D (AHB aperture)	434

Table 2-4. Memory Map (continued)

Start	End	Description	For details, see page
0x4005.C000	0x4005.CFFF	GPIO Port E (AHB aperture)	434
0x4005.D000	0x4005.DFFF	GPIO Port F (AHB aperture)	434
0x4005.E000	0x4005.EFFF	GPIO Port G (AHB aperture)	434
0x4005.F000	0x4005.FFFF	GPIO Port H (AHB aperture)	434
0x4006.0000	0x4006.0FFF	GPIO Port J (AHB aperture)	434
0x4006.1000	0x400C.FFFF	Reserved	-
0x400D.0000	0x400D.0FFF	EPI 0	508
0x400D.1000	0x400F.BFFF	Reserved	-
0x400F.C000	0x400F.CFFF	Hibernation Module	310
0x400F.D000	0x400F.DFFF	Flash memory control	335
0x400F.E000	0x400F.EFFF	System control	214
0x400F.F000	0x400F.FFFF	μDMA	384
0x4010.0000	0x41FF.FFFF	Reserved	-
0x4200.0000	0x43FF.FFFF	Bit-banded alias of 0x4000.0000 through 0x400F.FFFF	-
0x4400.0000	0x5FFF.FFFF	Reserved	-
0x6000.0000	0xDFFF.FFFF	EPI0 mapped peripheral and RAM	-
Private Peripheral Bu	ıs		-
0xE000.0000	0xE000.0FFF	Instrumentation Trace Macrocell (ITM)	77
0xE000.1000	0xE000.1FFF	Data Watchpoint and Trace (DWT)	77
0xE000.2000	0xE000.2FFF	Flash Patch and Breakpoint (FPB)	77
0xE000.3000	0xE000.DFFF	Reserved	-
0xE000.E000	0xE000.EFFF	Cortex-M3 Peripherals (SysTick, NVIC, SCB, and MPU)	103
0xE000.F000	0xE003.FFFF	Reserved	-
0xE004.0000	0xE004.0FFF	Trace Port Interface Unit (TPIU)	78
0xE004.1000	0xFFFF.FFFF	Reserved	-

2.4.1 Memory Regions, Types and Attributes

The memory map and the programming of the MPU split the memory map into regions. Each region has a defined memory type, and some regions have additional memory attributes. The memory type and attributes determine the behavior of accesses to the region.

The memory types are:

- Normal: The processor can re-order transactions for efficiency and perform speculative reads.
- Device: The processor preserves transaction order relative to other transactions to Device or Strongly Ordered memory.
- Strongly Ordered: The processor preserves transaction order relative to all other transactions.

The different ordering requirements for Device and Strongly Ordered memory mean that the memory system can buffer a write to Device memory but must not buffer a write to Strongly Ordered memory.

An additional memory attribute is Execute Never (XN), which means the processor prevents instruction accesses. A fault exception is generated only on execution of an instruction executed from an XN region.

2.4.2 Memory System Ordering of Memory Accesses

For most memory accesses caused by explicit memory access instructions, the memory system does not guarantee that the order in which the accesses complete matches the program order of the instructions, providing the order does not affect the behavior of the instruction sequence. Normally, if correct program execution depends on two memory accesses completing in program order, software must insert a memory barrier instruction between the memory access instructions (see "Software Ordering of Memory Accesses" on page 98).

However, the memory system does guarantee ordering of accesses to Device and Strongly Ordered memory. For two memory access instructions A1 and A2, if both A1 and A2 are accesses to either Device or Strongly Ordered memory, and if A1 occurs before A2 in program order, A1 is always observed before A2.

2.4.3 Behavior of Memory Accesses

Table 2-5 on page 97 shows the behavior of accesses to each region in the memory map. See "Memory Regions, Types and Attributes" on page 96 for more information on memory types and the XN attribute. Stellaris devices may have reserved memory areas within the address ranges shown below (refer to Table 2-4 on page 94 for more information).

Table 2-5. Memory Access Behavior

Address Range	Memory Region	Memory Type	Execute Never (XN)	Description
0x0000.0000 - 0x1FFF.FFF	Code	Normal	-	This executable region is for program code. Data can also be stored here.
0x2000.0000 - 0x3FF.FFFF	SRAM	Normal	-	This executable region is for data. Code can also be stored here. This region includes bit band and bit band alias areas (see Table 2-6 on page 99).
0x4000.0000 - 0x5FFF.FFF	Peripheral	Device	XN	This region includes bit band and bit band alias areas (see Table 2-7 on page 99).
0x6000.0000 - 0x9FFF.FFFF	External RAM	Normal	-	This executable region is for data.
0xA000.0000 - 0xDFFF.FFFF	External device	Device	XN	This region is for external device memory.
0xE000.0000- 0xE00F.FFFF	Private peripheral bus	Strongly Ordered	XN	This region includes the NVIC, system timer, and system control block.
0xE010.0000- 0xFFFF.FFFF	Reserved	-	-	-

The Code, SRAM, and external RAM regions can hold programs. However, it is recommended that programs always use the Code region because the Cortex-M3 has separate buses that can perform instruction fetches and data accesses simultaneously.

The MPU can override the default memory access behavior described in this section. For more information, see "Memory Protection Unit (MPU)" on page 121.

The Cortex-M3 prefetches instructions ahead of execution and speculatively prefetches from branch target addresses.

2.4.4 Software Ordering of Memory Accesses

The order of instructions in the program flow does not always guarantee the order of the corresponding memory transactions for the following reasons:

- The processor can reorder some memory accesses to improve efficiency, providing this does not affect the behavior of the instruction sequence.
- The processor has multiple bus interfaces.
- Memory or devices in the memory map have different wait states.
- Some memory accesses are buffered or speculative.

"Memory System Ordering of Memory Accesses" on page 97 describes the cases where the memory system guarantees the order of memory accesses. Otherwise, if the order of memory accesses is critical, software must include memory barrier instructions to force that ordering. The Cortex-M3 has the following memory barrier instructions:

- The Data Memory Barrier (DMB) instruction ensures that outstanding memory transactions complete before subsequent memory transactions.
- The Data Synchronization Barrier (DSB) instruction ensures that outstanding memory transactions complete before subsequent instructions execute.
- The Instruction Synchronization Barrier (ISB) instruction ensures that the effect of all completed memory transactions is recognizable by subsequent instructions.

Memory barrier instructions can be used in the following situations:

- MPU programming
 - If the MPU settings are changed and the change must be effective on the very next instruction, use a DSB instruction to ensure the effect of the MPU takes place immediately at the end of context switching.
 - Use an ISB instruction to ensure the new MPU setting takes effect immediately after programming the MPU region or regions, if the MPU configuration code was accessed using a branch or call. If the MPU configuration code is entered using exception mechanisms, then an ISB instruction is not required.

Vector table

If the program changes an entry in the vector table and then enables the corresponding exception, use a DMB instruction between the operations. The DMB instruction ensures that if the exception is taken immediately after being enabled, the processor uses the new exception vector.

Self-modifying code

If a program contains self-modifying code, use an ISB instruction immediately after the code modification in the program. The ISB instruction ensures subsequent instruction execution uses the updated program.

Memory map switching

If the system contains a memory map switching mechanism, use a DSB instruction after switching the memory map in the program. The DSB instruction ensures subsequent instruction execution uses the updated memory map.

Dynamic exception priority change

When an exception priority has to change when the exception is pending or active, use DSB instructions after the change. The change then takes effect on completion of the DSB instruction.

Memory accesses to Strongly Ordered memory, such as the System Control Block, do not require the use of DMB instructions.

For more information on the memory barrier instructions, see the *Cortex*™-*M3 Instruction Set Technical User's Manual*.

2.4.5 Bit-Banding

A bit-band region maps each word in a bit-band alias region to a single bit in the bit-band region. The bit-band regions occupy the lowest 1 MB of the SRAM and peripheral memory regions. Accesses to the 32-MB SRAM alias region map to the 1-MB SRAM bit-band region, as shown in Table 2-6 on page 99. Accesses to the 32-MB peripheral alias region map to the 1-MB peripheral bit-band region, as shown in Table 2-7 on page 99. For the specific address range of the bit-band regions, see Table 2-4 on page 94.

Note: A word access to the SRAM or the peripheral bit-band alias region maps to a single bit in the SRAM or peripheral bit-band region.

A word access to a bit band address results in a word access to the underlying memory, and similarly for halfword and byte accesses. This allows bit band accesses to match the access requirements of the underlying peripheral.

Table 2-6. SRAM Memory Bit-Banding Regions

Address Range	Memory Region	Instruction and Data Accesses
0x2000.0000 - 0x200F.FFFF	SRAM bit-band region	Direct accesses to this memory range behave as SRAM memory accesses, but this region is also bit addressable through bit-band alias.
0x2200.0000 - 0x23FF.FFFF	SRAM bit-band alias	Data accesses to this region are remapped to bit band region. A write operation is performed as read-modify-write. Instruction accesses are not remapped.

Table 2-7. Peripheral Memory Bit-Banding Regions

Address Range	Memory Region	Instruction and Data Accesses
0x4000.0000 - 0x400F.FFFF	Peripheral bit-band region	Direct accesses to this memory range behave as peripheral memory accesses, but this region is also bit addressable through bit-band alias.
0x4200.0000 - 0x43FF.FFFF	Peripheral bit-band alias	Data accesses to this region are remapped to bit band region. A write operation is performed as read-modify-write. Instruction accesses are not permitted.

The following formula shows how the alias region maps onto the bit-band region:

```
bit_word_offset = (byte_offset x 32) + (bit_number x 4)
bit_word_addr = bit_band_base + bit_word_offset
```

where:

bit_word_offset

The position of the target bit in the bit-band memory region.

bit word addr

The address of the word in the alias memory region that maps to the targeted bit.

bit band base

The starting address of the alias region.

byte offset

The number of the byte in the bit-band region that contains the targeted bit.

bit number

The bit position, 0-7, of the targeted bit.

Figure 2-4 on page 101 shows examples of bit-band mapping between the SRAM bit-band alias region and the SRAM bit-band region:

■ The alias word at 0x23FF.FFE0 maps to bit 0 of the bit-band byte at 0x200F.FFFF:

```
0x23FF.FFE0 = 0x2200.0000 + (0x000F.FFFF*32) + (0*4)
```

■ The alias word at 0x23FF.FFFC maps to bit 7 of the bit-band byte at 0x200F.FFFF:

```
0x23FF.FFFC = 0x2200.0000 + (0x000F.FFFF*32) + (7*4)
```

■ The alias word at 0x2200.0000 maps to bit 0 of the bit-band byte at 0x2000.0000:

```
0x2200.0000 = 0x2200.0000 + (0*32) + (0*4)
```

■ The alias word at 0x2200.001C maps to bit 7 of the bit-band byte at 0x2000.0000:

```
0x2200.001C = 0x2200.0000 + (0*32) + (7*4)
```

32-MB Alias Region 0x23FF.FFFC 0x23FF.FFF8 0x23FF.FFF4 0x23FF.FFF0 0x23FF.FFEC 0x23FF.FFE8 0x23FF.FFE4 0x23FF.FFE0 0x2200.0018 0x2200.0014 0x2200.000e 0x2200.0008 0x2200.001C 0x2200.0010 0x2200.0004 0x2200.0000 1-MB SRAM Bit-Band Region 3 6 5 4 3 2 0 7 0x200F.FFFE 0x200F.FFFD 0x200F.FFFC 0x200F.FFFF 5 4 3 2 1 0 4 3 7 0x2000.0001 0x2000.0000 0x2000.0003 0x2000.0002

Figure 2-4. Bit-Band Mapping

2.4.5.1 Directly Accessing an Alias Region

Writing to a word in the alias region updates a single bit in the bit-band region.

Bit 0 of the value written to a word in the alias region determines the value written to the targeted bit in the bit-band region. Writing a value with bit 0 set writes a 1 to the bit-band bit, and writing a value with bit 0 clear writes a 0 to the bit-band bit.

Bits 31:1 of the alias word have no effect on the bit-band bit. Writing 0x01 has the same effect as writing 0xFF. Writing 0x00 has the same effect as writing 0x0E.

When reading a word in the alias region, 0x0000.0000 indicates that the targeted bit in the bit-band region is clear and 0x0000.0001 indicates that the targeted bit in the bit-band region is set.


2.4.5.2 Directly Accessing a Bit-Band Region

"Behavior of Memory Accesses" on page 97 describes the behavior of direct byte, halfword, or word accesses to the bit-band regions.

2.4.6 Data Storage

The processor views memory as a linear collection of bytes numbered in ascending order from zero. For example, bytes 0-3 hold the first stored word, and bytes 4-7 hold the second stored word. Data is stored in little-endian format, with the least-significant byte (Isbyte) of a word stored at the lowest-numbered byte, and the most-significant byte (msbyte) stored at the highest-numbered byte. Figure 2-5 on page 102 illustrates how data is stored.

Figure 2-5. Data Storage



2.4.7 Synchronization Primitives

The Cortex-M3 instruction set includes pairs of synchronization primitives which provide a non-blocking mechanism that a thread or process can use to obtain exclusive access to a memory location. Software can use these primitives to perform a guaranteed read-modify-write memory update sequence or for a semaphore mechanism.

A pair of synchronization primitives consists of:

- A Load-Exclusive instruction, which is used to read the value of a memory location and requests exclusive access to that location.
- A Store-Exclusive instruction, which is used to attempt to write to the same memory location and returns a status bit to a register. If this status bit is clear, it indicates that the thread or process gained exclusive access to the memory and the write succeeds; if this status bit is set, it indicates that the thread or process did not gain exclusive access to the memory and no write is performed.

The pairs of Load-Exclusive and Store-Exclusive instructions are:

- The word instructions LDREX and STREX
- The halfword instructions LDREXH and STREXH
- The byte instructions LDREXB and STREXB

Software must use a Load-Exclusive instruction with the corresponding Store-Exclusive instruction.

To perform a guaranteed read-modify-write of a memory location, software must:

- 1. Use a Load-Exclusive instruction to read the value of the location.
- 2. Update the value, as required.
- 3. Use a Store-Exclusive instruction to attempt to write the new value back to the memory location, and test the returned status bit. If the status bit is clear, the read-modify-write completed successfully; if the status bit is set, no write was performed, which indicates that the value returned at step 1 might be out of date. The software must retry the read-modify-write sequence.

Software can use the synchronization primitives to implement a semaphore as follows:

1. Use a Load-Exclusive instruction to read from the semaphore address to check whether the semaphore is free.

- **2.** If the semaphore is free, use a Store-Exclusive to write the claim value to the semaphore address.
- **3.** If the returned status bit from step 2 indicates that the Store-Exclusive succeeded, then the software has claimed the semaphore. However, if the Store-Exclusive failed, another process might have claimed the semaphore after the software performed step 1.

The Cortex-M3 includes an exclusive access monitor that tags the fact that the processor has executed a Load-Exclusive instruction. The processor removes its exclusive access tag if:

- It executes a CLREX instruction.
- It executes a Store-Exclusive instruction, regardless of whether the write succeeds.
- An exception occurs, which means the processor can resolve semaphore conflicts between different threads.

For more information about the synchronization primitive instructions, see the *Cortex*™-*M3 Instruction Set Technical User's Manual.*

2.5 Exception Model

The ARM Cortex-M3 processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions in Handler Mode. The processor state is automatically stored to the stack on an exception and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, enabling efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration.

Table 2-8 on page 105 lists all exception types. Software can set eight priority levels on seven of these exceptions (system handlers) as well as on 47 interrupts (listed in Table 2-9 on page 106).

Priorities on the system handlers are set with the NVIC **System Handler Priority n (SYSPRIn)** registers. Interrupts are enabled through the NVIC **Interrupt Set Enable n (ENn)** register and prioritized with the NVIC **Interrupt Priority n (PRIn)** registers. Priorities can be grouped by splitting priority levels into preemption priorities and subpriorities. All the interrupt registers are described in "Nested Vectored Interrupt Controller (NVIC)" on page 119.

Internally, the highest user-programmable priority (0) is treated as fourth priority, after a Reset, Non-Maskable Interrupt (NMI), and a Hard Fault, in that order. Note that 0 is the default priority for all the programmable priorities.

Important: After a write to clear an interrupt source, it may take several processor cycles for the NVIC to see the interrupt source de-assert. Thus if the interrupt clear is done as the last action in an interrupt handler, it is possible for the interrupt handler to complete while the NVIC sees the interrupt as still asserted, causing the interrupt handler to be re-entered errantly. This situation can be avoided by either clearing the interrupt source at the beginning of the interrupt handler or by performing a read or write after the write to clear the interrupt source (and flush the write buffer).

See "Nested Vectored Interrupt Controller (NVIC)" on page 119 for more information on exceptions and interrupts.

2.5.1 Exception States

Each exception is in one of the following states:

- **Inactive.** The exception is not active and not pending.
- **Pending.** The exception is waiting to be serviced by the processor. An interrupt request from a peripheral or from software can change the state of the corresponding interrupt to pending.
- **Active.** An exception that is being serviced by the processor but has not completed.

Note: An exception handler can interrupt the execution of another exception handler. In this case, both exceptions are in the active state.

■ **Active and Pending.** The exception is being serviced by the processor, and there is a pending exception from the same source.

2.5.2 Exception Types

The exception types are:

- **Reset.** Reset is invoked on power up or a warm reset. The exception model treats reset as a special form of exception. When reset is asserted, the operation of the processor stops, potentially at any point in an instruction. When reset is deasserted, execution restarts from the address provided by the reset entry in the vector table. Execution restarts as privileged execution in Thread mode.
- NMI. A non-maskable Interrupt (NMI) can be signaled using the NMI signal or triggered by software using the Interrupt Control and State (INTCTRL) register. This exception has the highest priority other than reset. NMI is permanently enabled and has a fixed priority of -2. NMIs cannot be masked or prevented from activation by any other exception or preempted by any exception other than reset.
- Hard Fault. A hard fault is an exception that occurs because of an error during exception processing, or because an exception cannot be managed by any other exception mechanism. Hard faults have a fixed priority of -1, meaning they have higher priority than any exception with configurable priority.
- **Memory Management Fault.** A memory management fault is an exception that occurs because of a memory protection related fault, including access violation and no match. The MPU or the fixed memory protection constraints determine this fault, for both instruction and data memory transactions. This fault is used to abort instruction accesses to Execute Never (XN) memory regions, even if the MPU is disabled.
- **Bus Fault.** A bus fault is an exception that occurs because of a memory-related fault for an instruction or data memory transaction such as a prefetch fault or a memory access fault. This fault can be enabled or disabled.
- **Usage Fault.** A usage fault is an exception that occurs because of a fault related to instruction execution, such as:
 - An undefined instruction
 - An illegal unaligned access
 - Invalid state on instruction execution
 - An error on exception return

An unaligned address on a word or halfword memory access or division by zero can cause a usage fault when the core is properly configured.

- **SVCall.** A supervisor call (SVC) is an exception that is triggered by the SVC instruction. In an OS environment, applications can use SVC instructions to access OS kernel functions and device drivers.
- **Debug Monitor.** This exception is caused by the debug monitor (when not halting). This exception is only active when enabled. This exception does not activate if it is a lower priority than the current activation.
- PendSV. PendSV is a pendable, interrupt-driven request for system-level service. In an OS
 environment, use PendSV for context switching when no other exception is active. PendSV is
 triggered using the Interrupt Control and State (INTCTRL) register.
- SysTick. A SysTick exception is an exception that the system timer generates when it reaches zero when it is enabled to generate an interrupt. Software can also generate a SysTick exception using the Interrupt Control and State (INTCTRL) register. In an OS environment, the processor can use this exception as system tick.
- Interrupt (IRQ). An interrupt, or IRQ, is an exception signaled by a peripheral or generated by a software request and fed through the NVIC (prioritized). All interrupts are asynchronous to instruction execution. In the system, peripherals use interrupts to communicate with the processor. Table 2-9 on page 106 lists the interrupts on the LM3S9790 controller.

For an asynchronous exception, other than reset, the processor can execute another instruction between when the exception is triggered and when the processor enters the exception handler.

Privileged software can disable the exceptions that Table 2-8 on page 105 shows as having configurable priority (see the **SYSHNDCTRL** register on page 162 and the **DIS0** register on page 135).

For more information about hard faults, memory management faults, bus faults, and usage faults, see "Fault Handling" on page 111.

Table 2-8. Exception Types

Exception Type	Vector Number	Priority ^a	Vector Address or Offset ^b	Activation
-	0	-	0x0000.0000	Stack top is loaded from the first entry of the vector table on reset.
Reset	1	-3 (highest)	0x0000.0004	Asynchronous
Non-Maskable Interrupt (NMI)	2	-2	0x0000.0008	Asynchronous
Hard Fault	3	-1	0x0000.000C	-
Memory Management	4	programmable ^c	0x0000.0010	Synchronous
Bus Fault	5	programmable ^c	0x0000.0014	Synchronous when precise and asynchronous when imprecise
Usage Fault	6	programmable ^c	0x0000.0018	Synchronous
-	7-10	-	-	Reserved
SVCall	11	programmable ^c	0x0000.002C	Synchronous
Debug Monitor	12	programmable ^c	0x0000.0030	Synchronous
-	13	-	-	Reserved
PendSV	14	programmable ^c	0x0000.0038	Asynchronous

Table 2-8. Exception Types (continued)

Exception Type	Vector Number	Priority ^a	Vector Address or Offset ^b	Activation
SysTick	15	programmable ^c	0x0000.003C	Asynchronous
Interrupts	16 and above	programmable ^d	0x0000.0040 and above	Asynchronous

a. 0 is the default priority for all the programmable priorities.

Table 2-9. Interrupts

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Vector Address or Offset	Description
0-15	-	0x0000.0000 - 0x0000.003C	Processor exceptions
16	0	0x0000.0040	GPIO Port A
17	1	0x0000.0044	GPIO Port B
18	2	0x0000.0048	GPIO Port C
19	3	0x0000.004C	GPIO Port D
20	4	0x0000.0050	GPIO Port E
21	5	0x0000.0054	UART0
22	6	0x0000.0058	UART1
23	7	0x0000.005C	SSI0
24	8	0x0000.0060	I ² C0
25-29	9-13	-	Reserved
30	14	0x0000.0078	ADC0 Sequence 0
31	15	0x0000.007C	ADC0 Sequence 1
32	16	0x0000.0080	ADC0 Sequence 2
33	17	0x0000.0084	ADC0 Sequence 3
34	18	0x0000.0088	Watchdog Timers 0 and 1
35	19	0x0000.008C	Timer 0A
36	20	0x0000.0090	Timer 0B
37	21	0x0000.0094	Timer 1A
38	22	0x0000.0098	Timer 1B
39	23	0x0000.009C	Timer 2A
40	24	0x0000.00A0	Timer 2B
41	25	0x0000.00A4	Analog Comparator 0
42	26	0x0000.00A8	Analog Comparator 1
43	27	0x0000.00AC	Analog Comparator 2
44	28	0x0000.00B0	System Control
45	29	0x0000.00B4	Flash Memory Control
46	30	0x0000.00B8	GPIO Port F
47	31	0x0000.00BC	GPIO Port G
48	32	0x0000.00C0	GPIO Port H
49	33	0x0000.00C4	UART2

b. See "Vector Table" on page 107.

c. See SYSPRI1 on page 159.

d. See **PRIn** registers on page 143.

Table 2-9. Interrupts (continued)

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Vector Address or Offset	Description
50	34	0x0000.00C8	SSI1
51	35	0x0000.00CC	Timer 3A
52	36	0x0000.00D0	Timer 3B
53	37	0x0000.00D4	I ² C1
54	38	-	Reserved
55	39	0x0000.00DC	CAN0
56	40	0x0000.00E0	CAN1
57	41	-	Reserved
58	42	0x0000.00E8	Ethernet Controller
59	43	0x0000.00EC	Hibernation Module
60	44	0x0000.00F0	USB
61	45	-	Reserved
62	46	0x0000.00F8	μDMA Software
63	47	0x0000.00FC	μDMA Error
64	48	0x0000.0100	ADC1 Sequence 0
65	49	0x0000.0104	ADC1 Sequence 1
66	50	0x0000.0108	ADC1 Sequence 2
67	51	0x0000.010C	ADC1 Sequence 3
68	52	0x0000.0110	I ² S0
69	53	0x0000.0114	EPI
70	54	0x0000.0118	GPIO Port J

2.5.3 Exception Handlers

The processor handles exceptions using:

- Interrupt Service Routines (ISRs). Interrupts (IRQx) are the exceptions handled by ISRs.
- Fault Handlers. Hard fault, memory management fault, usage fault, and bus fault are fault exceptions handled by the fault handlers.
- **System Handlers.** NMI, PendSV, SVCall, SysTick, and the fault exceptions are all system exceptions that are handled by system handlers.

2.5.4 Vector Table

The vector table contains the reset value of the stack pointer and the start addresses, also called exception vectors, for all exception handlers. The vector table is constructed using the vector address or offset shown in Table 2-8 on page 105. Figure 2-6 on page 108 shows the order of the exception vectors in the vector table. The least-significant bit of each vector must be 1, indicating that the exception handler is Thumb code

Figure 2-6. Vector table

Exception number	IRQ number	Offset	Vector
70	54	0v0119	IRQ54
18 17 16 15 14 13 12	2 1 0 -1 -2	0x00118 0x004C 0x0048 0x0044 0x0040 0x003C 0x0038	IRQ2 IRQ1 IRQ0 Systick PendSV Reserved Reserved for Debug SVCall
10 9 8 7		0.0020	Reserved
6	-10	0x0018	Usage fault
5	-11	0x0014	Bus fault
4	-12	0x0010	Memory management fault
3	-13	0x000C	Hard fault
2	-14	0x0008	NMI
1			Reset
		0x0004	Initial SP value
		0x0000	

On system reset, the vector table is fixed at address 0x0000.0000. Privileged software can write to the **Vector Table Offset (VTABLE)** register to relocate the vector table start address to a different memory location, in the range 0x0000.0200 to 0x3FFF.FE00 (see "Vector Table" on page 107). Note that when configuring the **VTABLE** register, the offset must be aligned on a 512-byte boundary.

2.5.5 Exception Priorities

As Table 2-8 on page 105 shows, all exceptions have an associated priority, with a lower priority value indicating a higher priority and configurable priorities for all exceptions except Reset, Hard fault, and NMI. If software does not configure any priorities, then all exceptions with a configurable priority have a priority of 0. For information about configuring exception priorities, see page 159 and page 143.

Note: Configurable priority values for the Stellaris implementation are in the range 0-7. This means that the Reset, Hard fault, and NMI exceptions, with fixed negative priority values, always have higher priority than any other exception.

For example, assigning a higher priority value to IRQ[0] and a lower priority value to IRQ[1] means that IRQ[1] has higher priority than IRQ[0]. If both IRQ[1] and IRQ[0] are asserted, IRQ[1] is processed before IRQ[0].

If multiple pending exceptions have the same priority, the pending exception with the lowest exception number takes precedence. For example, if both IRQ[0] and IRQ[1] are pending and have the same priority, then IRQ[0] is processed before IRQ[1].

When the processor is executing an exception handler, the exception handler is preempted if a higher priority exception occurs. If an exception occurs with the same priority as the exception being handled, the handler is not preempted, irrespective of the exception number. However, the status of the new interrupt changes to pending.

2.5.6 Interrupt Priority Grouping

To increase priority control in systems with interrupts, the NVIC supports priority grouping. This grouping divides each interrupt priority register entry into two fields:

- An upper field that defines the group priority
- A lower field that defines a subpriority within the group

Only the group priority determines preemption of interrupt exceptions. When the processor is executing an interrupt exception handler, another interrupt with the same group priority as the interrupt being handled does not preempt the handler.

If multiple pending interrupts have the same group priority, the subpriority field determines the order in which they are processed. If multiple pending interrupts have the same group priority and subpriority, the interrupt with the lowest IRQ number is processed first.

For information about splitting the interrupt priority fields into group priority and subpriority, see page 153.

2.5.7 Exception Entry and Return

Descriptions of exception handling use the following terms:

- **Preemption.** When the processor is executing an exception handler, an exception can preempt the exception handler if its priority is higher than the priority of the exception being handled. See "Interrupt Priority Grouping" on page 109 for more information about preemption by an interrupt. When one exception preempts another, the exceptions are called nested exceptions. See "Exception Entry" on page 110 more information.
- Return. Return occurs when the exception handler is completed, and there is no pending exception with sufficient priority to be serviced and the completed exception handler was not handling a late-arriving exception. The processor pops the stack and restores the processor state to the state it had before the interrupt occurred. See "Exception Return" on page 110 for more information.
- **Tail-Chaining.** This mechanism speeds up exception servicing. On completion of an exception handler, if there is a pending exception that meets the requirements for exception entry, the stack pop is skipped and control transfers to the new exception handler.
- Late-Arriving. This mechanism speeds up preemption. If a higher priority exception occurs during state saving for a previous exception, the processor switches to handle the higher priority exception and initiates the vector fetch for that exception. State saving is not affected by late arrival because the state saved is the same for both exceptions. Therefore, the state saving continues uninterrupted. The processor can accept a late arriving exception until the first instruction of the exception handler of the original exception enters the execute stage of the processor. On

return from the exception handler of the late-arriving exception, the normal tail-chaining rules apply.

2.5.7.1 Exception Entry

Exception entry occurs when there is a pending exception with sufficient priority and either the processor is in Thread mode or the new exception is of higher priority than the exception being handled, in which case the new exception preempts the original exception.

When one exception preempts another, the exceptions are nested.

Sufficient priority means the exception has more priority than any limits set by the mask registers (see **PRIMASK** on page 90, **FAULTMASK** on page 91, and **BASEPRI** on page 92). An exception with less priority than this is pending but is not handled by the processor.

When the processor takes an exception, unless the exception is a tail-chained or a late-arriving exception, the processor pushes information onto the current stack. This operation is referred to as *stacking* and the structure of eight data words is referred to as *stack frame*.

Aligner}

XPSR
PC
LR
R12
R3
R2
R1
R0
IRQ top of stack

Figure 2-7. Exception Stack Frame

Immediately after stacking, the stack pointer indicates the lowest address in the stack frame.

The stack frame includes the return address, which is the address of the next instruction in the interrupted program. This value is restored to the **PC** at exception return so that the interrupted program resumes.

In parallel to the stacking operation, the processor performs a vector fetch that reads the exception handler start address from the vector table. When stacking is complete, the processor starts executing the exception handler. At the same time, the processor writes an EXC_RETURN value to the **LR**, indicating which stack pointer corresponds to the stack frame and what operation mode the processor was in before the entry occurred.

If no higher-priority exception occurs during exception entry, the processor starts executing the exception handler and automatically changes the status of the corresponding pending interrupt to active.

If another higher-priority exception occurs during exception entry, known as late arrival, the processor starts executing the exception handler for this exception and does not change the pending status of the earlier exception.

2.5.7.2 Exception Return

Exception return occurs when the processor is in Handler mode and executes one of the following instructions to load the EXC_RETURN value into the **PC**:

■ An LDM or POP instruction that loads the PC

- A BX instruction using any register
- An LDR instruction with the PC as the destination

EXC_RETURN is the value loaded into the **LR** on exception entry. The exception mechanism relies on this value to detect when the processor has completed an exception handler. The lowest four bits of this value provide information on the return stack and processor mode. Table 2-10 on page 111 shows the EXC_RETURN values with a description of the exception return behavior.

EXC_RETURN bits 31:4 are all set. When this value is loaded into the **PC**, it indicates to the processor that the exception is complete, and the processor initiates the appropriate exception return sequence.

Table 2-10. Exception Return Behavior

EXC_RETURN[31:0]	Description
0xFFFF.FFF0	Reserved
0xFFFF.FFF1	Return to Handler mode. Exception return uses state from MSP. Execution uses MSP after return.
0xFFFF.FFF2 - 0xFFFF.FFF8	Reserved
0xFFFF.FFF9	Return to Thread mode. Exception return uses state from MSP. Execution uses MSP after return.
0xFFFF.FFFA - 0xFFFF.FFFC	Reserved
0xFFFF.FFFD	Return to Thread mode. Exception return uses state from PSP. Execution uses PSP after return.
0xFFFF.FFFE - 0xFFFF.FFFF	Reserved

2.6 Fault Handling

Faults are a subset of the exceptions (see "Exception Model" on page 103). The following conditions generate a fault:

- A bus error on an instruction fetch or vector table load or a data access.
- An internally detected error such as an undefined instruction or an attempt to change state with a BX instruction.
- Attempting to execute an instruction from a memory region marked as Non-Executable (XN).
- An MPU fault because of a privilege violation or an attempt to access an unmanaged region.

2.6.1 Fault Types

Table 2-11 on page 111 shows the types of fault, the handler used for the fault, the corresponding fault status register, and the register bit that indicates the fault has occurred. See page 166 for more information about the fault status registers.

Table 2-11. Faults

Fault	Handler	Fault Status Register	Bit Name
Bus error on a vector read	Hard fault	Hard Fault Status (HFAULTSTAT)	VECT
Fault escalated to a hard fault	Hard fault	Hard Fault Status (HFAULTSTAT)	FORCED

Table 2-11. Faults (continued)

Fault	Handler	Fault Status Register	Bit Name
MPU or default memory mismatch on instruction access	Memory management fault	Memory Management Fault Status (MFAULTSTAT)	IERR a
MPU or default memory mismatch on data access	Memory management fault	Memory Management Fault Status (MFAULTSTAT)	DERR
MPU or default memory mismatch on exception stacking	Memory management fault	Memory Management Fault Status (MFAULTSTAT)	MSTKE
MPU or default memory mismatch on exception unstacking	Memory management fault	Memory Management Fault Status (MFAULTSTAT)	MUSTKE
Bus error during exception stacking	Bus fault	Bus Fault Status (BFAULTSTAT)	BSTKE
Bus error during exception unstacking	Bus fault	Bus Fault Status (BFAULTSTAT)	BUSTKE
Bus error during instruction prefetch	Bus fault	Bus Fault Status (BFAULTSTAT)	IBUS
Precise data bus error	Bus fault	Bus Fault Status (BFAULTSTAT)	PRECISE
Imprecise data bus error	Bus fault	Bus Fault Status (BFAULTSTAT)	IMPRE
Attempt to access a coprocessor	Usage fault	Usage Fault Status (UFAULTSTAT)	NOCP
Undefined instruction	Usage fault	Usage Fault Status (UFAULTSTAT)	UNDEF
Attempt to enter an invalid instruction set state ^b	Usage fault	Usage Fault Status (UFAULTSTAT)	INVSTAT
Invalid EXC_RETURN value	Usage fault	Usage Fault Status (UFAULTSTAT)	INVPC
Illegal unaligned load or store	Usage fault	Usage Fault Status (UFAULTSTAT)	UNALIGN
Divide by 0	Usage fault	Usage Fault Status (UFAULTSTAT)	DIV0

a. Occurs on an access to an XN region even if the MPU is disabled.

2.6.2 Fault Escalation and Hard Faults

All fault exceptions except for hard fault have configurable exception priority (see **SYSPRI1** on page 159). Software can disable execution of the handlers for these faults (see **SYSHNDCTRL** on page 162).

Usually, the exception priority, together with the values of the exception mask registers, determines whether the processor enters the fault handler, and whether a fault handler can preempt another fault handler as described in "Exception Model" on page 103.

In some situations, a fault with configurable priority is treated as a hard fault. This process is called priority escalation, and the fault is described as *escalated to hard fault*. Escalation to hard fault occurs when:

- A fault handler causes the same kind of fault as the one it is servicing. This escalation to hard fault occurs because a fault handler cannot preempt itself because it must have the same priority as the current priority level.
- A fault handler causes a fault with the same or lower priority as the fault it is servicing. This situation happens because the handler for the new fault cannot preempt the currently executing fault handler.
- An exception handler causes a fault for which the priority is the same as or lower than the currently executing exception.
- A fault occurs and the handler for that fault is not enabled.

b. Attempting to use an instruction set other than the Thumb instruction set, or returning to a non load-store-multiple instruction with ICI continuation.

If a bus fault occurs during a stack push when entering a bus fault handler, the bus fault does not escalate to a hard fault. Thus if a corrupted stack causes a fault, the fault handler executes even though the stack push for the handler failed. The fault handler operates but the stack contents are corrupted.

Note: Only Reset and NMI can preempt the fixed priority hard fault. A hard fault can preempt any exception other than Reset, NMI, or another hard fault.

2.6.3 Fault Status Registers and Fault Address Registers

The fault status registers indicate the cause of a fault. For bus faults and memory management faults, the fault address register indicates the address accessed by the operation that caused the fault, as shown in Table 2-12 on page 113.

Table 2-12. Fault Status and Fault Address Registers

Handler	Status Register Name	Address Register Name	Register Description
Hard fault	Hard Fault Status (HFAULTSTAT)	-	page 172
Memory management fault	Memory Management Fault Status (MFAULTSTAT)	Memory Management Fault Address (MMADDR)	page 166 page 173
Bus fault	Bus Fault Status (BFAULTSTAT)	Bus Fault Address (FAULTADDR)	page 166 page 174
Usage fault	Usage Fault Status (UFAULTSTAT)	-	page 166

2.6.4 **Lockup**

The processor enters a lockup state if a hard fault occurs when executing the NMI or hard fault handlers. When the processor is in the lockup state, it does not execute any instructions. The processor remains in lockup state until it is reset or an NMI occurs.

Note: If the lockup state occurs from the NMI handler, a subsequent NMI does not cause the processor to leave the lockup state.

2.7 Power Management

The Cortex-M3 processor sleep modes reduce power consumption:

- Sleep mode stops the processor clock.
- Deep-sleep mode stops the system clock and switches off the PLL and Flash memory.

The SLEEPDEEP bit of the **System Control (SYSCTRL)** register selects which sleep mode is used (see page 155). For more information about the behavior of the sleep modes, see "System Control" on page 211.

This section describes the mechanisms for entering sleep mode and the conditions for waking up from sleep mode, both of which apply to Sleep mode and Deep-sleep mode.

2.7.1 Entering Sleep Modes

This section describes the mechanisms software can use to put the processor into one of the sleep modes.

The system can generate spurious wake-up events, for example a debug operation wakes up the processor. Therefore, software must be able to put the processor back into sleep mode after such an event. A program might have an idle loop to put the processor back to sleep mode.

2.7.1.1 Wait for Interrupt

The wait for interrupt instruction, WFI, causes immediate entry to sleep mode unless the wake-up condition is true (see "Wake Up from WFI or Sleep-on-Exit" on page 114). When the processor executes a WFI instruction, it stops executing instructions and enters sleep mode. See the Cortex™-M3 Instruction Set Technical User's Manual for more information.

2.7.1.2 Wait for Event

The wait for event instruction, WFE, causes entry to sleep mode conditional on the value of a one-bit event register. When the processor executes a WFE instruction, it checks the event register. If the register is 0, the processor stops executing instructions and enters sleep mode. If the register is 1, the processor clears the register and continues executing instructions without entering sleep mode.

If the event register is 1, the processor must not enter sleep mode on execution of a WFE instruction. Typically, this situation occurs if an SEV instruction has been executed. Software cannot access this register directly.

See the Cortex™-M3 Instruction Set Technical User's Manual for more information.

2.7.1.3 Sleep-on-Exit

If the SLEEPEXIT bit of the **SYSCTRL** register is set, when the processor completes the execution of an exception handler, it returns to Thread mode and immediately enters sleep mode. This mechanism can be used in applications that only require the processor to run when an exception occurs.

2.7.2 Wake Up from Sleep Mode

The conditions for the processor to wake up depend on the mechanism that cause it to enter sleep mode.

2.7.2.1 Wake Up from WFI or Sleep-on-Exit

Normally, the processor wakes up only when it detects an exception with sufficient priority to cause exception entry. Some embedded systems might have to execute system restore tasks after the processor wakes up and before executing an interrupt handler. Entry to the interrupt handler can be delayed by setting the PRIMASK bit and clearing the FAULTMASK bit. If an interrupt arrives that is enabled and has a higher priority than current exception priority, the processor wakes up but does not execute the interrupt handler until the processor clears PRIMASK. For more information about **PRIMASK** and **FAULTMASK**, see page 90 and page 91.

2.7.2.2 Wake Up from WFE

The processor wakes up if it detects an exception with sufficient priority to cause exception entry.

In addition, if the SEVONPEND bit in the **SYSCTRL** register is set, any new pending interrupt triggers an event and wakes up the processor, even if the interrupt is disabled or has insufficient priority to cause exception entry. For more information about **SYSCTRL**, see page 155.

2.8 Instruction Set Summary

The processor implements a version of the Thumb instruction set. Table 2-13 on page 115 lists the supported instructions.

Note: In Table 2-13 on page 115:

Angle brackets, <>, enclose alternative forms of the operand

- Braces, {}, enclose optional operands
- The Operands column is not exhaustive
- Op2 is a flexible second operand that can be either a register or a constant
- Most instructions can use an optional condition code suffix

For more information on the instructions and operands, see the instruction descriptions in the *Cortex*TM-*M3 Instruction Set Technical User's Manual*.

Table 2-13. Cortex-M3 Instruction Summary

Mnemonic	Operands	Brief Description	Flags
ADC, ADCS	{Rd,} Rn, Op2	Add with carry	N,Z,C,V
ADD, ADDS	{Rd,} Rn, Op2	Add	N,Z,C,V
ADD, ADDW	{Rd,} Rn , #imm12	Add	N,Z,C,V
ADR	Rd, label	Load PC-relative address	-
AND, ANDS	{Rd,} Rn, Op2	Logical AND	N,Z,C
ASR, ASRS	Rd, Rm, <rs #n></rs #n>	Arithmetic shift right	N,Z,C
В	label	Branch	-
BFC	Rd, #lsb, #width	Bit field clear	-
BFI	Rd, Rn, #lsb, #width	Bit field insert	-
BIC, BICS	{Rd,} Rn, Op2	Bit clear	N,Z,C
ВКРТ	#imm	Breakpoint	-
BL	label	Branch with link	-
BLX	Rm	Branch indirect with link	-
BX	Rm	Branch indirect	-
CBNZ	Rn, label	Compare and branch if non-zero	-
CBZ	Rn, label	Compare and branch if zero	-
CLREX	-	Clear exclusive	-
CLZ	Rd, Rm	Count leading zeros	-
CMN	Rn, Op2	Compare negative	N,Z,C,V
CMP	Rn, Op2	Compare	N,Z,C,V
CPSID	i	Change processor state, disable interrupts	-
CPSIE	i	Change processor state, enable interrupts	-
DMB	-	Data memory barrier	-
DSB	-	Data synchronization barrier	-
EOR, EORS	{Rd,} Rn, Op2	Exclusive OR	N,Z,C
ISB	-	Instruction synchronization barrier	-
IT	-	If-Then condition block	-
LDM	Rn{!}, reglist	Load multiple registers, increment after	-
LDMDB, LDMEA	Rn{!}, reglist	Load multiple registers, decrement before	-
LDMFD, LDMIA	Rn{!}, reglist	Load multiple registers, increment after	-
LDR	Rt, [Rn, #offset]	Load register with word	-
LDRB, LDRBT	Rt, [Rn, #offset]	Load register with byte	-
LDRD	Rt, Rt2, [Rn, #offset]	Load register with two bytes	-

Table 2-13. Cortex-M3 Instruction Summary (continued)

Mnemonic	Operands	Brief Description	Flags	
LDREX	Rt, [Rn, #offset]	Load register exclusive	-	
LDREXB	Rt, [Rn]	Load register exclusive with byte	-	
LDREXH	Rt, [Rn]	Load register exclusive with halfword	-	
LDRH, LDRHT	Rt, [Rn, #offset]	Load register with halfword	-	
LDRSB, LDRSBT	Rt, [Rn, #offset]	Load register with signed byte	-	
LDRSH, LDRSHT	Rt, [Rn, #offset]	Load register with signed halfword	-	
LDRT	Rt, [Rn, #offset]	Load register with word	-	
LSL, LSLS	Rd, Rm, <rs #n></rs #n>	Logical shift left	N,Z,C	
LSR, LSRS	Rd, Rm, <rs #n></rs #n>	Logical shift right	N,Z,C	
MLA	Rd, Rn, Rm, Ra	Multiply with accumulate, 32-bit result	-	
MLS	Rd, Rn, Rm, Ra	Multiply and subtract, 32-bit result	-	
MOV, MOVS	Rd, Op2	Move	N,Z,C	
MOV, MOVW	Rd, #imm16	Move 16-bit constant	N,Z,C	
MOVT	Rd, #imm16	Move top	-	
MRS	Rd, spec_reg	Move from special register to general register	-	
MSR		Move from general register to special register	N,Z,C,V	
MUL, MULS	{Rd,} Rn, Rm	Multiply, 32-bit result	N,Z	
MVN, MVNS	Rd, Op2	Move NOT	N,Z,C	
NOP	-	No operation	-	
ORN, ORNS	{Rd,} Rn, Op2	Logical OR NOT	N,Z,C	
ORR, ORRS	{Rd,} Rn, Op2	Logical OR	N,Z,C	
POP	reglist	Pop registers from stack	-	
PUSH	reglist	Push registers onto stack	-	
RBIT	Rd, Rn	Reverse bits	-	
REV	Rd, Rn	Reverse byte order in a word	-	
REV16	Rd, Rn	Reverse byte order in each halfword	-	
REVSH	Rd, Rn	Reverse byte order in bottom halfword and sign extend	-	
ROR, RORS	Rd, Rm, <rs #n></rs #n>	Rotate right	N,Z,C	
RRX, RRXS	Rd, Rm	Rotate right with extend	N,Z,C	
RSB, RSBS	{Rd,} Rn, Op2	Reverse subtract	N,Z,C,V	
SBC, SBCS	{Rd,} Rn, Op2	Subtract with carry	N,Z,C,V	
SBFX	Rd, Rn, #lsb, #width	Signed bit field extract	-	
SDIV	{Rd,} Rn, Rm	Signed divide	-	
SEV	-	Send event	-	
SMLAL	RdLo, RdHi, Rn, Rm	Signed multiply with accumulate (32x32+64), 64-bit result	-	
SMULL	RdLo, RdHi, Rn, Rm	Signed multiply (32x32), 64-bit result	-	
SSAT	Rd, #n, Rm {,shift #s}	Signed saturate	Q	
STM	Rn{!}, reglist	Store multiple registers, increment after		

Table 2-13. Cortex-M3 Instruction Summary (continued)

Mnemonic	Operands	Brief Description	Flags	
STMDB, STMEA	Rn{!}, reglist	Store multiple registers, decrement before	-	
STMFD, STMIA	Rn{!}, reglist	Store multiple registers, increment after	-	
STR	Rt, [Rn {, #offset}]	Store register word	-	
STRB, STRBT	Rt, [Rn {, #offset}]	Store register byte	-	
STRD	Rt, Rt2, [Rn {, #offset}]	Store register two words	-	
STREX	Rt, Rt, [Rn {, #offset}]	Store register exclusive	-	
STREXB	Rd, Rt, [Rn]	Store register exclusive byte	-	
STREXH	Rd, Rt, [Rn]	Store register exclusive halfword	-	
STRH, STRHT	Rt, [Rn {, #offset}]	Store register halfword	-	
STRSB, STRSBT	Rt, [Rn {, #offset}]	Store register signed byte	-	
STRSH, STRSHT	Rt, [Rn {, #offset}]	Store register signed halfword	-	
STRT	Rt, [Rn {, #offset}]	Store register word	-	
SUB, SUBS	{Rd,} Rn, Op2	Subtract	N,Z,C,V	
SUB, SUBW	{Rd,} Rn, #imm12	Subtract 12-bit constant	N,Z,C,V	
SVC	#imm	Supervisor call	-	
SXTB	{Rd,} Rm {,ROR #n}	Sign extend a byte	-	
SXTH	{Rd,} Rm {,ROR #n}	Sign extend a halfword	-	
TBB	[Rn, Rm]	Table branch byte	-	
ТВН	[Rn, Rm, LSL #1]	Table branch halfword	-	
TEQ	Rn, Op2	Test equivalence	N,Z,C	
TST	Rn, Op2	Test	N,Z,C	
UBFX	Rd, Rn, #lsb, #width	Unsigned bit field extract	-	
UDIV	{Rd,} Rn, Rm	Unsigned divide	-	
UMLAL	RdLo, RdHi, Rn, Rm	Unsigned multiply with accumulate (32x32+32+32), 64-bit result	-	
UMULL	RdLo, RdHi, Rn, Rm	Unsigned multiply (32x 2), 64-bit result	-	
USAT	Rd, #n, Rm {,shift #s}	Unsigned Saturate	Q	
UXTB	{Rd,} Rm, {,ROR #n}	Zero extend a Byte	-	
UXTH	{Rd,} Rm, {,ROR #n}	Zero extend a Halfword	-	
USAT	Rd, #n, Rm {,shift #s}	Unsigned saturate	Q	
UXTB	{Rd,} Rm {,ROR #n}	Zero extend a byte	-	
UXTH	{Rd,} Rm {,ROR #n}	Zero extend a halfword	-	
WFE	-	Wait for event	-	
WFI	-	Wait for interrupt	-	

3 Cortex-M3 Peripherals

This chapter provides information on the Stellaris[®] implementation of the Cortex-M3 processor peripherals, including:

■ SysTick (see page 118)

Provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism.

- Nested Vectored Interrupt Controller (NVIC) (see page 119)
 - Facilitates low-latency exception and interrupt handling
 - Controls power management
 - Implements system control registers
- System Control Block (SCB) (see page 121)

Provides system implementation information and system control, including configuration, control, and reporting of system exceptions.

■ Memory Protection Unit (MPU) (see page 121)

Supports the standard ARMv7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

Table 3-1 on page 118 shows the address map of the Private Peripheral Bus (PPB). Some peripheral register regions are split into two address regions, as indicated by two addresses listed.

Table 3-1.	Core	Peripheral	Register	Regions

Address	Core Peripheral	Description (see page)
0xE000.E010-0xE000.E01F	System Timer	118
0xE000.E100-0xE000.E4EF 0xE000.EF00-0xE000.EF03	Nested Vectored Interrupt Controller	119
0xE000.E008-0xE000.E00F 0xE000.ED00-0xE000.ED3F	System Control Block	121
0xE000.ED90-0xE000.EDB8	Memory Protection Unit	121

3.1 Functional Description

This chapter provides information on the Stellaris implementation of the Cortex-M3 processor peripherals: SysTick, NVIC, SCB and MPU.

3.1.1 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick, which provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example as:

- An RTOS tick timer that fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.

- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter used to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNT bit in the STCTRL control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

The timer consists of three registers:

- SysTick Control and Status (STCTRL): A control and status counter to configure its clock, enable the counter, enable the SysTick interrupt, and determine counter status.
- SysTick Reload Value (STRELOAD): The reload value for the counter, used to provide the counter's wrap value.
- SysTick Current Value (STCURRENT): The current value of the counter.

When enabled, the timer counts down on each clock from the reload value to zero, reloads (wraps) to the value in the **STRELOAD** register on the next clock edge, then decrements on subsequent clocks. Clearing the **STRELOAD** register disables the counter on the next wrap. When the counter reaches zero, the COUNT status bit is set. The COUNT bit clears on reads.

Writing to the **STCURRENT** register clears the register and the COUNT status bit. The write does not trigger the SysTick exception logic. On a read, the current value is the value of the register at the time the register is accessed.

The SysTick counter runs on the system clock. If this clock signal is stopped for low power mode, the SysTick counter stops. Ensure software uses aligned word accesses to access the SysTick registers.

Note: When the processor is halted for debugging, the counter does not decrement.

3.1.2 Nested Vectored Interrupt Controller (NVIC)

This section describes the Nested Vectored Interrupt Controller (NVIC) and the registers it uses. The NVIC supports:

- 47 interrupts.
- A programmable priority level of 0-7 for each interrupt. A higher level corresponds to a lower priority, so level 0 is the highest interrupt priority.
- Low-latency exception and interrupt handling.
- Level and pulse detection of interrupt signals.
- Dynamic reprioritization of interrupts.
- Grouping of priority values into group priority and subpriority fields.
- Interrupt tail-chaining.
- An external Non-maskable interrupt (NMI).

The processor automatically stacks its state on exception entry and unstacks this state on exception exit, with no instruction overhead, providing low latency exception handling.

3.1.2.1 Level-Sensitive and Pulse Interrupts

The processor supports both level-sensitive and pulse interrupts. Pulse interrupts are also described as edge-triggered interrupts.

A level-sensitive interrupt is held asserted until the peripheral deasserts the interrupt signal. Typically this happens because the ISR accesses the peripheral, causing it to clear the interrupt request. A pulse interrupt is an interrupt signal sampled synchronously on the rising edge of the processor clock. To ensure the NVIC detects the interrupt, the peripheral must assert the interrupt signal for at least one clock cycle, during which the NVIC detects the pulse and latches the interrupt.

When the processor enters the ISR, it automatically removes the pending state from the interrupt (see "Hardware and Software Control of Interrupts" on page 120 for more information). For a level-sensitive interrupt, if the signal is not deasserted before the processor returns from the ISR, the interrupt becomes pending again, and the processor must execute its ISR again. As a result, the peripheral can hold the interrupt signal asserted until it no longer needs servicing.

3.1.2.2 Hardware and Software Control of Interrupts

The Cortex-M3 latches all interrupts. A peripheral interrupt becomes pending for one of the following reasons:

- The NVIC detects that the interrupt signal is High and the interrupt is not active.
- The NVIC detects a rising edge on the interrupt signal.
- Software writes to the corresponding interrupt set-pending register bit, or to the **Software Trigger Interrupt (SWTRIG)** register to make a Software-Generated Interrupt pending. See the INT bit in the **PEND0** register on page 137 or **SWTRIG** on page 145.

A pending interrupt remains pending until one of the following:

- The processor enters the ISR for the interrupt, changing the state of the interrupt from pending to active. Then:
 - For a level-sensitive interrupt, when the processor returns from the ISR, the NVIC samples
 the interrupt signal. If the signal is asserted, the state of the interrupt changes to pending,
 which might cause the processor to immediately re-enter the ISR. Otherwise, the state of the
 interrupt changes to inactive.
 - For a pulse interrupt, the NVIC continues to monitor the interrupt signal, and if this is pulsed
 the state of the interrupt changes to pending and active. In this case, when the processor
 returns from the ISR the state of the interrupt changes to pending, which might cause the
 processor to immediately re-enter the ISR.
 - If the interrupt signal is not pulsed while the processor is in the ISR, when the processor returns from the ISR the state of the interrupt changes to inactive.
- Software writes to the corresponding interrupt clear-pending register bit
 - For a level-sensitive interrupt, if the interrupt signal is still asserted, the state of the interrupt does not change. Otherwise, the state of the interrupt changes to inactive.

For a pulse interrupt, the state of the interrupt changes to inactive, if the state was pending
or to active, if the state was active and pending.

3.1.3 System Control Block (SCB)

The System Control Block (SCB) provides system implementation information and system control, including configuration, control, and reporting of the system exceptions.

3.1.4 Memory Protection Unit (MPU)

This section describes the Memory protection unit (MPU). The MPU divides the memory map into a number of regions and defines the location, size, access permissions, and memory attributes of each region. The MPU supports independent attribute settings for each region, overlapping regions, and export of memory attributes to the system.

The memory attributes affect the behavior of memory accesses to the region. The Cortex-M3 MPU defines eight separate memory regions, 0-7, and a background region.

When memory regions overlap, a memory access is affected by the attributes of the region with the highest number. For example, the attributes for region 7 take precedence over the attributes of any region that overlaps region 7.

The background region has the same memory access attributes as the default memory map, but is accessible from privileged software only.

The Cortex-M3 MPU memory map is unified, meaning that instruction accesses and data accesses have the same region settings.

If a program accesses a memory location that is prohibited by the MPU, the processor generates a memory management fault, causing a fault exception and possibly causing termination of the process in an OS environment. In an OS environment, the kernel can update the MPU region setting dynamically based on the process to be executed. Typically, an embedded OS uses the MPU for memory protection.

Configuration of MPU regions is based on memory types (see "Memory Regions, Types and Attributes" on page 96 for more information).

Table 3-2 on page 121 shows the possible MPU region attributes. See the section called "MPU Configuration for a Stellaris Microcontroller" on page 125 for guidelines for programming a microcontroller implementation.

Table 3-2. Memory Attributes Summary

Memory Type	Description
Strongly Ordered	All accesses to Strongly Ordered memory occur in program order.
Device	Memory-mapped peripherals
Normal	Normal memory

To avoid unexpected behavior, disable the interrupts before updating the attributes of a region that the interrupt handlers might access.

Ensure software uses aligned accesses of the correct size to access MPU registers:

- Except for the MPU Region Attribute and Size (MPUATTR) register, all MPU registers must be accessed with aligned word accesses.
- The MPUATTR register can be accessed with byte or aligned halfword or word accesses.

The processor does not support unaligned accesses to MPU registers.

When setting up the MPU, and if the MPU has previously been programmed, disable unused regions to prevent any previous region settings from affecting the new MPU setup.

3.1.4.1 Updating an MPU Region

To update the attributes for an MPU region, the MPU Region Number (MPUNUMBER), MPU Region Base Address (MPUBASE) and MPUATTR registers must be updated. Each register can be programmed separately or with a multiple-word write to program all of these registers. You can use the MPUBASEx and MPUATTRx aliases to program up to four regions simultaneously using an STM instruction.

Updating an MPU Region Using Separate Words

This example simple code configures one region:

Disable a region before writing new region settings to the MPU if you have previously enabled the region being changed. For example:

```
; R1 = region number
; R2 = size/enable
; R3 = attributes
; R4 = address
                        ; 0xE000ED98, MPU region number register
; Region Number
LDR R0,=MPUNUMBER
STR R1, [R0, #0x0]
BIC R2, R2, #1
STRH R2, [R0, #0x8]
                          ; Disable
                         ; Region Size and Enable
                          ; Region Base Address
STRH R3, [R0, #0xA]
                          ; Region Attribute
ORR R2, #1
                           ; Enable
STRH R2, [R0, #0x8]
                          ; Region Size and Enable
```

Software must use memory barrier instructions:

- Before MPU setup, if there might be outstanding memory transfers, such as buffered writes, that might be affected by the change in MPU settings.
- After MPU setup, if it includes memory transfers that must use the new MPU settings.

However, memory barrier instructions are not required if the MPU setup process starts by entering an exception handler, or is followed by an exception return, because the exception entry and exception return mechanism cause memory barrier behavior.

Software does not need any memory barrier instructions during MPU setup, because it accesses the MPU through the Private Peripheral Bus (PPB), which is a Strongly Ordered memory region.

For example, if all of the memory access behavior is intended to take effect immediately after the programming sequence, then a DSB instruction and an ISB instruction should be used. A DSB is required after changing MPU settings, such as at the end of context switch. An ISB is required if the code that programs the MPU region or regions is entered using a branch or call. If the programming sequence is entered using a return from exception, or by taking an exception, then an ISB is not required.

Updating an MPU Region Using Multi-Word Writes

The MPU can be programmed directly using multi-word writes, depending how the information is divided. Consider the following reprogramming:

```
; R1 = region number
; R2 = address
; R3 = size, attributes in one
LDR R0, =MPUNUMBER ; 0xE000ED98, MPU region number register
STR R1, [R0, #0x0] ; Region Number
STR R2, [R0, #0x4] ; Region Base Address
STR R3, [R0, #0x8] ; Region Attribute, Size and Enable
```

An STM instruction can be used to optimize this:

```
; R1 = region number
; R2 = address
; R3 = size, attributes in one
LDR R0, =MPUNUMBER ; 0xE000ED98, MPU region number register
STM R0, {R1-R3} ; Region number, address, attribute, size and enable
```

This operation can be done in two words for pre-packed information, meaning that the **MPU Region Base Address (MPUBASE)** register (see page 179) contains the required region number and has the VALID bit set. This method can be used when the data is statically packed, for example in a boot loader:

An STM instruction can be used to optimize this:

Subregions

Regions of 256 bytes or more are divided into eight equal-sized subregions. Set the corresponding bit in the SRD field of the **MPU Region Attribute and Size (MPUATTR)** register (see page 181) to disable a subregion. The least-significant bit of the SRD field controls the first subregion, and the most-significant bit controls the last subregion. Disabling a subregion means another region


overlapping the disabled range matches instead. If no other enabled region overlaps the disabled subregion, the MPU issues a fault.

Regions of 32, 64, and 128 bytes do not support subregions. With regions of these sizes, the SRD field must be configured to 0×00 , otherwise the MPU behavior is unpredictable.

Example of SRD Use

Two regions with the same base address overlap. Region one is 128 KB, and region two is 512 KB. To ensure the attributes from region one apply to the first 128 KB region, configure the SRD field for region two to 0x03 to disable the first two subregions, as Figure 3-1 on page 124 shows.

Figure 3-1. SRD Use Example



3.1.4.2 MPU Access Permission Attributes

The access permission bits, TEX, S, C, B, AP, and XN of the **MPUATTR** register, control access to the corresponding memory region. If an access is made to an area of memory without the required permissions, then the MPU generates a permission fault.

Table 3-3 on page 124 shows the encodings for the TEX, C, B, and S access permission bits. All encodings are shown for completeness, however the current implementation of the Cortex-M3 does not support the concept of cacheability or shareability. Refer to the section called "MPU Configuration for a Stellaris Microcontroller" on page 125 for information on programming the MPU for Stellaris implementations.

Table 3-3. TEX, S, C, and B Bit Field Encoding

TEX	s	С	В	Memory Type	Shareability	Other Attributes
000b	x ^a	0	0	Strongly Ordered	Shareable	-
000	x ^a	0	1	Device	Shareable	-
000	0	1	0	Normal	Not shareable	
000	1	1	0	Normal	Shareable	Outer and inner write-through. No write
000	0	1	1	Normal	Not shareable	allocate.
000	1	1	1	Normal	Shareable	
001	0	0	0	Normal	Not shareable	Outer and inner
001	1	0	0	Normal	Shareable	noncacheable.
001	x ^a	0	1	Reserved encoding	-	-
001	x ^a	1	0	Reserved encoding	-	-
001	0	1	1	Normal	Not shareable	Outer and inner
001	1	1	1	Normal	Shareable	write-back. Write and read allocate.

Table 3-3. TEX, S, C, and B Bit Field Encoding (continued)

TEX	S	С	В	Memory Type	Shareability	Other Attributes
010	x ^a	0	0	Device	Not shareable	Nonshared Device.
010	x ^a	0	1	Reserved encoding	-	-
010	x ^a	1	x ^a	Reserved encoding	-	-
1BB	0	Α	А	Normal	Not shareable	Cached memory (BB =
1BB	1	A	A	Normal	Shareable	outer policy, AA = inner policy). See Table 3-4 for the encoding of the AA and BB bits.

a. The MPU ignores the value of this bit.

Table 3-4 on page 125 shows the cache policy for memory attribute encodings with a TEX value in the range of 0x4-0x7.

Table 3-4. Cache Policy for Memory Attribute Encoding

Encoding, AA or BB	Corresponding Cache Policy
00	Non-cacheable
01	Write back, write and read allocate
10	Write through, no write allocate
11	Write back, no write allocate

Table 3-5 on page 125 shows the AP encodings in the **MPUATTR** register that define the access permissions for privileged and unprivileged software.

Table 3-5. AP Bit Field Encoding

AP Bit Field	Privileged Permissions	Unprivileged Permissions	Description
000	No access	No access	All accesses generate a permission fault.
001	R/W	No access	Access from privileged software only.
010	R/W	RO	Writes by unprivileged software generate a permission fault.
011	R/W	R/W	Full access.
100	Unpredictable	Unpredictable	Reserved.
101	RO	No access	Reads by privileged software only.
110	RO	RO	Read-only, by privileged or unprivileged software.
111	RO	RO	Read-only, by privileged or unprivileged software.

MPU Configuration for a Stellaris Microcontroller

Stellaris microcontrollers have only a single processor and no caches. As a result, the MPU should be programmed as shown in Table 3-6 on page 125.

Table 3-6. Memory Region Attributes for Stellaris Microcontrollers

Memory Region	TEX	S	С	В	Memory Type and Attributes
Flash memory	000b	0	1	0	Normal memory, non-shareable, write-through
Internal SRAM	000b	1	1	0	Normal memory, shareable, write-through

Table 3-6. Memory Region Attributes for Stellaris Microcontrollers (continued)

Memory Region	TEX	S	С	В	Memory Type and Attributes
External SRAM	000b	1	1	1	Normal memory, shareable, write-back, write-allocate
Peripherals	000b	1	0	1	Device memory, shareable

In current Stellaris microcontroller implementations, the shareability and cache policy attributes do not affect the system behavior. However, using these settings for the MPU regions can make the application code more portable. The values given are for typical situations.

3.1.4.3 MPU Mismatch

When an access violates the MPU permissions, the processor generates a memory management fault (see "Exceptions and Interrupts" on page 94 for more information). The **MFAULTSTAT** register indicates the cause of the fault. See page 166 for more information.

3.2 Register Map

Table 3-7 on page 126 lists the Cortex-M3 Peripheral SysTick, NVIC, SCB, and MPU registers. The offset listed is a hexadecimal increment to the register's address, relative to the Core Peripherals base address of 0xE000.E000.

Note: Register spaces that are not used are reserved for future or internal use. Software should not modify any reserved memory address.

Table 3-7. Peripherals Register Map

Offset	Name	Туре	Reset	Description	See page
System T	imer (SysTick) Registers	3			
0x010	STCTRL	R/W	0x0000.0004	SysTick Control and Status Register	129
0x014	STRELOAD	R/W	0x0000.0000	SysTick Reload Value Register	131
0x018	STCURRENT	R/WC	0x0000.0000	SysTick Current Value Register	132
Nested V	ectored Interrupt Contro	ller (NVIC)	Registers		
0x100	EN0	R/W	0x0000.0000	Interrupt 0-31 Set Enable	133
0x104	EN1	R/W	0x0000.0000	Interrupt 32-54 Set Enable	134
0x180	DIS0	R/W	0x0000.0000	Interrupt 0-31 Clear Enable	135
0x184	DIS1	R/W	0x0000.0000	Interrupt 32-54 Clear Enable	136
0x200	PEND0	R/W	0x0000.0000	Interrupt 0-31 Set Pending	137
0x204	PEND1	R/W	0x0000.0000	Interrupt 32-54 Set Pending	138
0x280	UNPEND0	R/W	0x0000.0000	Interrupt 0-31 Clear Pending	139
0x284	UNPEND1	R/W	0x0000.0000	Interrupt 32-54 Clear Pending	140
0x300	ACTIVE0	RO	0x0000.0000	Interrupt 0-31 Active Bit	141
0x304	ACTIVE1	RO	0x0000.0000	Interrupt 32-54 Active Bit	142
0x400	PRI0	R/W	0x0000.0000	Interrupt 0-3 Priority	143

Table 3-7. Peripherals Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x404	PRI1	R/W	0x0000.0000	Interrupt 4-7 Priority	143
0x408	PRI2	R/W	0x0000.0000	Interrupt 8-11 Priority	143
0x40C	PRI3	R/W	0x0000.0000	Interrupt 12-15 Priority	143
0x410	PRI4	R/W	0x0000.0000	Interrupt 16-19 Priority	143
0x414	PRI5	R/W	0x0000.0000	Interrupt 20-23 Priority	143
0x418	PRI6	R/W	0x0000.0000	Interrupt 24-27 Priority	143
0x41C	PRI7	R/W	0x0000.0000	Interrupt 28-31 Priority	143
0x420	PRI8	R/W	0x0000.0000	Interrupt 32-35 Priority	143
0x424	PRI9	R/W	0x0000.0000	Interrupt 36-39 Priority	143
0x428	PRI10	R/W	0x0000.0000	Interrupt 40-43 Priority	143
0x42C	PRI11	R/W	0x0000.0000	Interrupt 44-47 Priority	143
0x430	PRI12	R/W	0x0000.0000	Interrupt 48-51 Priority	143
0x434	PRI13	R/W	0x0000.0000	Interrupt 52-54 Priority	143
0xF00	SWTRIG	WO	0x0000.0000	Software Trigger Interrupt	145
System C	ontrol Block (SCB) Re	gisters			
0x008	ACTLR	R/W	0x0000.0000	Auxiliary Control	146
0xD00	CPUID	RO	0x412F.C230	CPU ID Base	148
0xD04	INTCTRL	R/W	0x0000.0000	Interrupt Control and State	149
0xD08	VTABLE	R/W	0x0000.0000	Vector Table Offset	152
0xD0C	APINT	R/W	0xFA05.0000	Application Interrupt and Reset Control	153
0xD10	SYSCTRL	R/W	0x0000.0000	System Control	155
0xD14	CFGCTRL	R/W	0x0000.0200	Configuration and Control	157
0xD18	SYSPRI1	R/W	0x0000.0000	System Handler Priority 1	159
0xD1C	SYSPRI2	R/W	0x0000.0000	System Handler Priority 2	160
0xD20	SYSPRI3	R/W	0x0000.0000	System Handler Priority 3	161
0xD24	SYSHNDCTRL	R/W	0x0000.0000	System Handler Control and State	162
0xD28	FAULTSTAT	R/W1C	0x0000.0000	Configurable Fault Status	166
0xD2C	HFAULTSTAT	R/W1C	0x0000.0000	Hard Fault Status	172
0xD34	MMADDR	R/W	-	Memory Management Fault Address	173
0xD38	FAULTADDR	R/W	-	Bus Fault Address	174
Memory F	Protection Unit (MPU) F	Registers			
0xD90	MPUTYPE	RO	0x0000.0800	MPU Type	175

Table 3-7. Peripherals Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0xD94	MPUCTRL	R/W	0x0000.0000	MPU Control	176
0xD98	MPUNUMBER	R/W	0x0000.0000	MPU Region Number	178
0xD9C	MPUBASE	R/W	0x0000.0000	MPU Region Base Address	179
0xDA0	MPUATTR	R/W	0x0000.0000	MPU Region Attribute and Size	181
0xDA4	MPUBASE1	R/W	0x0000.0000	MPU Region Base Address Alias 1	179
0xDA8	MPUATTR1	R/W	0x0000.0000	MPU Region Attribute and Size Alias 1	181
0xDAC	MPUBASE2	R/W	0x0000.0000	MPU Region Base Address Alias 2	179
0xDB0	MPUATTR2	R/W	0x0000.0000	MPU Region Attribute and Size Alias 2	181
0xDB4	MPUBASE3	R/W	0x0000.0000	MPU Region Base Address Alias 3	179
0xDB8	MPUATTR3	R/W	0x0000.0000	MPU Region Attribute and Size Alias 3	181

3.3 System Timer (SysTick) Register Descriptions

This section lists and describes the System Timer registers, in numerical order by address offset.

Register 1: SysTick Control and Status Register (STCTRL), offset 0x010

Note: This register can only be accessed from privileged mode.

The SysTick **STCTRL** register enables the SysTick features.

SysTick Control and Status Register (STCTRL)

Base 0xE000.E000 Offset 0x010 Type R/W, reset 0x0000.0004

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'				1		'	reserved	! !			'		' '		COUNT
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'		•				reserved		 			'		CLK_SRC	INTEN	ENABLE
Type	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W	R/W 0	R/W 0
Reset	U	U	U	U	U	U	U	U	U	U	U	U	U	1	U	U
В	sit/Field		Nam	ne	Ту	oe	Reset	Des	cription							
	31:17		reserv	/ed	R	0	0x000	com	patibility	with futu	ure produ		value o	served bit. f a reserve on.	•	
	16		COU	NT	R)	0	Cou	nt Flag							
								Valu	ue	Descrip	otion					
								0			sTick tim was rea		ot count	ed to 0 sir	nce the I	ast time
								1		,	sTick tin was rea		ounted	to 0 since	the las	st time
								This bit is cleared by a read of the register or if the STCURRENT regist is written with any value. If read by the debugger using the DAP, this bit is cleared only if the MasterType bit in the AHB-AP Control Register is clear. Otherwis the COUNT bit is not changed by the debugger read. See the <i>ARM® Debug Interface V5 Architecture Specification</i> for more information of MasterType.					if the herwise, ARM®			
	15:3		reserv	/ed	R	0	0x000	com	patibility	with futu	ure produ		value o	served bit. f a reserve on.		
	2		CLK_S	SRC	R/	W	1	Cloc	ck Sourc	е						
								Valu	ue Desc	ription						
								0		rnal refe		ock. (Not	implem	ented for	Stellari	S

March 19, 2011 129

1

System clock

be set in order for SysTick to operate.

Because an external reference clock is not implemented, this bit must

Bit/Field	Name	Туре	Reset	Description	on
1	INTEN	R/W	0	Interrupt	Enable
				Value	Description
				0	Interrupt generation is disabled. Software can use the COUNT bit to determine if the counter has ever reached 0.
				1	An interrupt is generated to the NVIC when SysTick counts to 0. $ \\$
0	ENABLE	R/W	0	Enable	
				Value	Description
				0	The counter is disabled.
				1	Enables SysTick to operate in a multi-shot way. That is, the counter loads the RELOAD value and begins counting down. On reaching 0, the COUNT bit is set and an interrupt is generated if enabled by INTEN. The counter then loads the RELOAD value again and begins counting.

Register 2: SysTick Reload Value Register (STRELOAD), offset 0x014

Note: This register can only be accessed from privileged mode.


The **STRELOAD** register specifies the start value to load into the **SysTick Current Value** (**STCURRENT**) register when the counter reaches 0. The start value can be between 0x1 and 0x00FF.FFFF. A start value of 0 is possible but has no effect because the SysTick interrupt and the COUNT bit are activated when counting from 1 to 0.

SysTick can be configured as a multi-shot timer, repeated over and over, firing every N+1 clock pulses, where N is any value from 1 to 0x00FF.FFFF. For example, if a tick interrupt is required every 100 clock pulses, 99 must be written into the RELOAD field.

SysTick Reload Value Register (STRELOAD)

Base 0xE000.E000

Offset 0x014 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:24	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:0	RELOAD	R/W	0x00.0000	Reload Value

Value to load into the **SysTick Current Value (STCURRENT)** register when the counter reaches 0.

Register 3: SysTick Current Value Register (STCURRENT), offset 0x018


Note: This register can only be accessed from privileged mode.

The **STCURRENT** register contains the current value of the SysTick counter.

SysTick Current Value Register (STCURRENT)

Base 0xE000.E000 Offset 0x018

Type R/WC, reset 0x0000.0000



3.4 NVIC Register Descriptions

This section lists and describes the NVIC registers, in numerical order by address offset.

The NVIC registers can only be fully accessed from privileged mode, but interrupts can be pended while in unprivileged mode by enabling the **Configuration and Control (CFGCTRL)** register. Any other unprivileged mode access causes a bus fault.

This register is write-clear. Writing to it with any value clears the register. Clearing this register also clears the COUNT bit of the **STCTRL** register.

Ensure software uses correctly aligned register accesses. The processor does not support unaligned accesses to NVIC registers.

An interrupt can enter the pending state even if it is disabled.

Before programming the **VTABLE** register to relocate the vector table, ensure the vector table entries of the new vector table are set up for fault handlers, NMI, and all enabled exceptions such as interrupts. For more information, see page 152.

Register 4: Interrupt 0-31 Set Enable (EN0), offset 0x100

Note: This register can only be accessed from privileged mode.


The **EN0** register enables interrupts and shows which interrupts are enabled. Bit 0 corresponds to Interrupt 0; bit 31 corresponds to Interrupt 31.

See Table 2-9 on page 106 for interrupt assignments.

If a pending interrupt is enabled, the NVIC activates the interrupt based on its priority. If an interrupt is not enabled, asserting its interrupt signal changes the interrupt state to pending, but the NVIC never activates the interrupt, regardless of its priority.

Interrupt 0-31 Set Enable (EN0)

Base 0xE000.E000 Offset 0x100 Type R/W, reset 0x0000.0000



Divrieiu	Name	Type	Reset	Description
31:0	INT	R/W	0x0000.0000	Interrupt Enable

Value	Description
0	On a read, indicates the interrupt is disabled.
	On a write, no effect.
1	On a read, indicates the interrupt is enabled.
	On a write, enables the interrupt.

A bit can only be cleared by setting the corresponding ${\tt INT[n]}$ bit in the DISn register.

Register 5: Interrupt 32-54 Set Enable (EN1), offset 0x104

Note: This register can only be accessed from privileged mode.


The **EN1** register enables interrupts and shows which interrupts are enabled. Bit 0 corresponds to Interrupt 32; bit 22 corresponds to Interrupt 54. See Table 2-9 on page 106 for interrupt assignments.

If a pending interrupt is enabled, the NVIC activates the interrupt based on its priority. If an interrupt is not enabled, asserting its interrupt signal changes the interrupt state to pending, but the NVIC never activates the interrupt, regardless of its priority.

Interrupt 32-54 Set Enable (EN1)

Base 0xE000.E000 Offset 0x104

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:23	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
22:0	INT	R/W	0x00.0000	Interrupt Enable

Value	Description
0	On a read, indicates the interrupt is disabled. On a write, no effect.
1	On a read, indicates the interrupt is enabled. On a write, enables the interrupt.

A bit can only be cleared by setting the corresponding ${\tt INT[n]}$ bit in the ${\textbf{DIS1}}$ register.

Register 6: Interrupt 0-31 Clear Enable (DIS0), offset 0x180

Note: This register can only be accessed from privileged mode.


The **DIS0** register disables interrupts. Bit 0 corresponds to Interrupt 0; bit 31 corresponds to Interrupt 31.

See Table 2-9 on page 106 for interrupt assignments.

Interrupt 0-31 Clear Enable (DIS0)

Base 0xE000.E000 Offset 0x180

Type R/W, reset 0x0000.0000



- On a read, indicates the interrupt is disabled. On a write, no effect.
- On a read, indicates the interrupt is enabled.
 On a write, clears the corresponding INT[n] bit in the **EN0** register, disabling interrupt [n].

Register 7: Interrupt 32-54 Clear Enable (DIS1), offset 0x184


Note: This register can only be accessed from privileged mode.

The **DIS1** register disables interrupts. Bit 0 corresponds to Interrupt 32; bit 22 corresponds to Interrupt 54. See Table 2-9 on page 106 for interrupt assignments.

Interrupt 32-54 Clear Enable (DIS1)

Base 0xE000.E000

Offset 0x184
Type R/W, reset 0x0000.0000



Divi leid	Ivaille	туре	110301	Description
31:23	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
22:0	INT	R/W	0x00.0000	Interrupt Disable

- On a read, indicates the interrupt is disabled. On a write, no effect.
- 1 On a read, indicates the interrupt is enabled. On a write, clears the corresponding ${\tt INT[n]}$ bit in the EN1register, disabling interrupt [n].

Register 8: Interrupt 0-31 Set Pending (PEND0), offset 0x200

Note: This register can only be accessed from privileged mode.


The **PEND0** register forces interrupts into the pending state and shows which interrupts are pending. Bit 0 corresponds to Interrupt 0; bit 31 corresponds to Interrupt 31.

See Table 2-9 on page 106 for interrupt assignments.

Interrupt 0-31 Set Pending (PEND0)

Base 0xE000.E000 Offset 0x200

Type R/W, reset 0x0000.0000



Value	Description
0	On a read, indicates that the interrupt is not pending. On a write, no effect.
1	On a read, indicates that the interrupt is pending. On a write, the corresponding interrupt is set to pending even if it is disabled.

If the corresponding interrupt is already pending, setting a bit has no effect.

A bit can only be cleared by setting the corresponding ${\tt INT[n]}$ bit in the <code>UNPENDO</code> register.

Register 9: Interrupt 32-54 Set Pending (PEND1), offset 0x204


Note: This register can only be accessed from privileged mode.

The **PEND1** register forces interrupts into the pending state and shows which interrupts are pending. Bit 0 corresponds to Interrupt 32; bit 22 corresponds to Interrupt 54. See Table 2-9 on page 106 for interrupt assignments.

Interrupt 32-54 Set Pending (PEND1)

Base 0xE000.E000 Offset 0x204

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:23	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
22:0	INT	R/W	0x00.0000	Interrupt Set Pending

Value	Description
0	On a read, indicates that the interrupt is not pending. On a write, no effect.
1	On a read, indicates that the interrupt is pending. On a write, the corresponding interrupt is set to pending even if it is disabled.

If the corresponding interrupt is already pending, setting a bit has no effect

A bit can only be cleared by setting the corresponding ${\tt INT[n]}$ bit in the <code>UNPEND1</code> register.

Register 10: Interrupt 0-31 Clear Pending (UNPEND0), offset 0x280

Note: This register can only be accessed from privileged mode.


The **UNPEND0** register shows which interrupts are pending and removes the pending state from interrupts. Bit 0 corresponds to Interrupt 0; bit 31 corresponds to Interrupt 31.

See Table 2-9 on page 106 for interrupt assignments.

Interrupt 0-31 Clear Pending (UNPEND0)

Base 0xE000.E000 Offset 0x280

Type R/W, reset 0x0000.0000



- On a read, indicates that the interrupt is not pending. On a write, no effect.
- On a read, indicates that the interrupt is pending.
 On a write, clears the corresponding INT[n] bit in the **PEND0** register, so that interrupt [n] is no longer pending.
 Setting a bit does not affect the active state of the corresponding interrupt.

Register 11: Interrupt 32-54 Clear Pending (UNPEND1), offset 0x284

Note: This register can only be accessed from privileged mode.

The **UNPEND1** register shows which interrupts are pending and removes the pending state from interrupts. Bit 0 corresponds to Interrupt 32; bit 22 corresponds to Interrupt 54. See Table 2-9 on page 106 for interrupt assignments.

Interrupt 32-54 Clear Pending (UNPEND1)


Name

Type

Base 0xE000.E000 Offset 0x284

Bit/Field

Type R/W, reset 0x0000.0000



_			.) [-		
;	31:23	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
	22:0	INT	R/W	0x00.0000	Interrupt Clear Pending

Description

Reset

- On a read, indicates that the interrupt is not pending. On a write, no effect.
- On a read, indicates that the interrupt is pending.
 On a write, clears the corresponding INT[n] bit in the **PEND1** register, so that interrupt [n] is no longer pending.
 Setting a bit does not affect the active state of the corresponding interrupt.

Register 12: Interrupt 0-31 Active Bit (ACTIVE0), offset 0x300

Note: This register can only be accessed from privileged mode.


The ACTIVEO register indicates which interrupts are active. Bit 0 corresponds to Interrupt 0; bit 31 corresponds to Interrupt 31.

See Table 2-9 on page 106 for interrupt assignments.

Caution – Do not manually set or clear the bits in this register.

Interrupt 0-31 Active Bit (ACTIVE0)

Base 0xE000.E000 Offset 0x300 Type RO, reset 0x0000.0000



- 0 The corresponding interrupt is not active.
- The corresponding interrupt is active, or active and pending.

Register 13: Interrupt 32-54 Active Bit (ACTIVE1), offset 0x304


Note: This register can only be accessed from privileged mode.

The ACTIVE1 register indicates which interrupts are active. Bit 0 corresponds to Interrupt 32; bit 22 corresponds to Interrupt 54. See Table 2-9 on page 106 for interrupt assignments.

Caution – Do not manually set or clear the bits in this register.

Interrupt 32-54 Active Bit (ACTIVE1)

Base 0xE000.E000 Offset 0x304 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:23	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
22:0	INT	RO	0x00.0000	Interrupt Active

- 0 The corresponding interrupt is not active.
- 1 The corresponding interrupt is active, or active and pending.

Register 14: Interrupt 0-3 Priority (PRI0), offset 0x400

Register 15: Interrupt 4-7 Priority (PRI1), offset 0x404

Register 16: Interrupt 8-11 Priority (PRI2), offset 0x408

Register 17: Interrupt 12-15 Priority (PRI3), offset 0x40C

Register 18: Interrupt 16-19 Priority (PRI4), offset 0x410

Register 19: Interrupt 20-23 Priority (PRI5), offset 0x414

Register 20: Interrupt 24-27 Priority (PRI6), offset 0x418

Register 21: Interrupt 28-31 Priority (PRI7), offset 0x41C

Register 22: Interrupt 32-35 Priority (PRI8), offset 0x420

Register 23: Interrupt 36-39 Priority (PRI9), offset 0x424

Register 24: Interrupt 40-43 Priority (PRI10), offset 0x428

Register 25: Interrupt 44-47 Priority (PRI11), offset 0x42C

Register 26: Interrupt 48-51 Priority (PRI12), offset 0x430

Register 27: Interrupt 52-54 Priority (PRI13), offset 0x434

Note: This register can only be accessed from privileged mode.

The **PRIn** registers provide 3-bit priority fields for each interrupt. These registers are byte accessible. Each register holds four priority fields that are assigned to interrupts as follows:

PRIn Register Bit Field	Interrupt
Bits 31:29	Interrupt [4n+3]
Bits 23:21	Interrupt [4n+2]
Bits 15:13	Interrupt [4n+1]
Bits 7:5	Interrupt [4n]

See Table 2-9 on page 106 for interrupt assignments.

Each priority level can be split into separate group priority and subpriority fields. The PRIGROUP field in the **Application Interrupt and Reset Control (APINT)** register (see page 153) indicates the position of the binary point that splits the priority and subpriority fields.

These registers can only be accessed from privileged mode.

Interrupt 0-3 Priority (PRI0)

Base 0xE000.E000 Offset 0x400

23:21

20:16

15:13

12:8

7:5

4:0

INTC

reserved

INTB

reserved

INTA

reserved

R/W

RO

R/W

RO

R/W

RO

0x0

0x0

0x0

0x0

0x0

0x0

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		INTD	•			reserved	' '		'	INTC	•		!	reserved		'
Type Reset	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		INTB	ı			reserved	, ,			INTA	ı			reserved		
Type Reset	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nan	ne	Ту	/pe	Reset	Des	cription							
31:29 IN		INT	D	R/W (0x0	This [4n+ PRI	Interrupt Priority for Interrupt [4n+3] This field holds a priority value, 0-7, for the interrupt with the nur [4n+3], where n is the number of the Interrupt Priority register (PRIO , and so on). The lower the value, the greater the priority of corresponding interrupt.						(n=0 for		
28:24			reser	ved	R	10	0x0				•			erved bit.	•	

Interrupt Priority for Interrupt [4n+2]

preserved across a read-modify-write operation.

This field holds a priority value, 0-7, for the interrupt with the number [4n+2], where n is the number of the **Interrupt Priority** register (n=0 for **PRIO**, and so on). The lower the value, the greater the priority of the corresponding interrupt.

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Interrupt Priority for Interrupt [4n+1]

This field holds a priority value, 0-7, for the interrupt with the number [4n+1], where n is the number of the **Interrupt Priority** register (n=0 for **PRIO**, and so on). The lower the value, the greater the priority of the corresponding interrupt.

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Interrupt Priority for Interrupt [4n]

This field holds a priority value, 0-7, for the interrupt with the number [4n], where n is the number of the **Interrupt Priority** register (n=0 for **PRIO**, and so on). The lower the value, the greater the priority of the corresponding interrupt.

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 28: Software Trigger Interrupt (SWTRIG), offset 0xF00

Note: Only privileged software can enable unprivileged access to the **SWTRIG** register.


Writing an interrupt number to the **SWTRIG** register generates a Software Generated Interrupt (SGI). See Table 2-9 on page 106 for interrupt assignments.

When the MAINPEND bit in the **Configuration and Control (CFGCTRL)** register (see page 157) is set, unprivileged software can access the **SWTRIG** register.

Software Trigger Interrupt (SWTRIG)

Base 0xE000.E000 Offset 0xF00

Type WO, reset 0x0000.0000



31:6	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:0	INTID	WO	0x00	Interrupt ID This field holds the interrupt ID of the required SGI. For example, a value

I his field holds the interrupt ID of the required SGI. For example, a value of 0x3 generates an interrupt on IRQ3.

3.5 System Control Block (SCB) Register Descriptions

This section lists and describes the System Control Block (SCB) registers, in numerical order by address offset. The SCB registers can only be accessed from privileged mode.

All registers must be accessed with aligned word accesses except for the **FAULTSTAT** and **SYSPRI1-SYSPRI3** registers, which can be accessed with byte or aligned halfword or word accesses. The processor does not support unaligned accesses to system control block registers.

Register 29: Auxiliary Control (ACTLR), offset 0x008


Note: This register can only be accessed from privileged mode.

The **ACTLR** register provides disable bits for IT folding, write buffer use for accesses to the default memory map, and interruption of multi-cycle instructions. By default, this register is set to provide optimum performance from the Cortex-M3 processor and does not normally require modification.

Auxiliary Control (ACTLR)

Base 0xE000.E000 Offset 0x008

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	DISFOLD	R/W	0	Disable IT Folding
				Value Description
				0 No effect.
				1 Disables IT folding.
				In some situations, the processor can start executing the first instruction

in an IT block while it is still executing the IT instruction. This behavior is called *IT folding*, and improves performance, However, IT folding can cause jitter in looping. If a task must avoid jitter, set the DISFOLD bit before executing the task, to disable IT folding.

1 DISWBUF R/W 0 Disable Write Buffer

Value Description

0 No effect.

Disables write buffer use during default memory map accesses. In this situation, all bus faults are precise bus faults but performance is decreased because any store to memory must complete before the processor can execute the next instruction.

Note: This bit only affects write buffers implemented in the Cortex-M3 processor.

Bit/Field	Name	Type	Reset	Description
0	DISMCYC	R/W	0	Disable Interrupts of Multiple Cycle Instructions

Value Description

- 0 No effect.
- Disables interruption of load multiple and store multiple instructions. In this situation, the interrupt latency of the processor is increased because any LDM or STM must complete before the processor can stack the current state and enter the interrupt handler.


Register 30: CPU ID Base (CPUID), offset 0xD00

Note: This register can only be accessed from privileged mode.

The **CPUID** register contains the ARM® Cortex™-M3 processor part number, version, and implementation information.

CPU ID Base (CPUID)

Base 0xE000.E000 Offset 0xD00 Type RO, reset 0x412F.C230



Bit/Field	Name	Туре	Reset	Description
31:24	IMP	R0	0x41	Implementer Code
				Value Description
				0x41 ARM
23:20	VAR	RO	0x2	Variant Number
				Value Description
				0x2 The rn value in the rnpn product revision identifier, for example, the 2 in r2p0.
19:16	CON	RO	0xF	Constant
				Value Description
				0xF Always reads as 0xF.
15:4	PARTNO	RO	0xC23	Part Number
				Value Description
				0xC23 Cortex-M3 processor.
3:0	REV	RO	0x0	Revision Number
				Value Description

0x0 The pn value in the rnpn product revision identifier, for example, the 0 in r2p0.

Register 31: Interrupt Control and State (INTCTRL), offset 0xD04

Note: This register can only be accessed from privileged mode.


The **INCTRL** register provides a set-pending bit for the NMI exception, and set-pending and clear-pending bits for the PendSV and SysTick exceptions. In addition, bits in this register indicate the exception number of the exception being processed, whether there are preempted active exceptions, the exception number of the highest priority pending exception, and whether any interrupts are pending.

When writing to **INCTRL**, the effect is unpredictable when writing a 1 to both the PENDSV and UNPENDSV bits, or writing a 1 to both the PENDSTSET and PENDSTCLR bits.

Interrupt Control and State (INTCTRL)

Base 0xE000.E000 Offset 0xD04

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description	
31	NMISET	R/W	0	NMI Set Pendir	ıq

R/W

0

Value Description

- On a read, indicates an NMI exception is not pending. On a write, no effect.
- On a read, indicates an NMI exception is pending.
 On a write, changes the NMI exception state to pending.

Because NMI is the highest-priority exception, normally the processor enters the NMI exception handler as soon as it registers the setting of this bit, and clears this bit on entering the interrupt handler. A read of this bit by the NMI exception handler returns 1 only if the NMI signal is reasserted while the processor is executing that handler.

30:29	reserved	RO	0x0

PENDSV

28

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

PendSV Set Pending

Value Description

- On a read, indicates a PendSV exception is not pending. On a write, no effect.
- On a read, indicates a PendSV exception is pending.
 On a write, changes the PendSV exception state to pending.

Setting this bit is the only way to set the PendSV exception state to pending. This bit is cleared by writing a 1 to the UNPENDSV bit.

Bit/Field	Name	Туре	Reset	Description
27	UNPENDSV	WO	0	PendSV Clear Pending
				Value Description On a write, no effect. On a write, removes the pending state from the PendSV exception.
				This bit is write only; on a register read, its value is unknown.
26	PENDSTSET	R/W	0	SysTick Set Pending
				Value Description
				 On a read, indicates a SysTick exception is not pending. On a write, no effect.
				On a read, indicates a SysTick exception is pending. On a write, changes the SysTick exception state to pending.
				This bit is cleared by writing a 1 to the PENDSTCLR bit.
25	PENDSTCLR	WO	0	SysTick Clear Pending
				Value Description
				0 On a write, no effect.
				On a write, removes the pending state from the SysTick exception.
				This bit is write only; on a register read, its value is unknown.
24	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23	ISRPRE	RO	0	Debug Interrupt Handling
				Value Description
				The release from halt does not take an interrupt.
				1 The release from halt takes an interrupt.
				This bit is only meaningful in Debug mode and reads as zero when the processor is not in Debug mode.
22	ISRPEND	RO	0	Interrupt Pending
				Value Description
				0 No interrupt is pending.
				1 An interrupt is pending.
				This bit provides status for all interrupts excluding NMI and Faults.
21:19	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
18:12	VECPEND	RO	0x00	Interrupt Pending Vector Number This field contains the exception number of the highest priority pending enabled exception. The value indicated by this field includes the effect of the BASEPRI and FAULTMASK registers, but not any effect of the PRIMASK register.
				Value Description
				0x00 No exceptions are pending
				0x01 Reserved
				0x02 NMI
				0x03 Hard fault
				0x04 Memory management fault
				0x05 Bus fault
				0x06 Usage fault
				0x07-0x0A Reserved
				0x0B SVCall
				0x0C Reserved for Debug
				0x0D Reserved
				0x0E PendSV
				0x0F SysTick
				0x10 Interrupt Vector 0
				0x11 Interrupt Vector 1
				0x46 Interrupt Vector 54
				0x47-0x7F Reserved
11	RETBASE	RO	0	Return to Base
				Value Description
				O There are preempted active exceptions to execute.
				1 There are no active exceptions, or the currently executing exception is the only active exception.
				This bit provides status for all interrupts excluding NMI and Faults. This bit only has meaning if the processor is currently executing an ISR (the Interrupt Program Status (IPSR) register is non-zero).
10:7	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:0	VECACT	RO	0x00	Interrupt Pending Vector Number This field contains the active exception number. The exception numbers can be found in the description for the VECPEND field. If this field is clear, the processor is in Thread mode. This field contains the same value as the ISRNUM field in the IPSR register. Subtract 16 from this value to obtain the IRQ number required to index into the Interrupt Set Enable (ENn), Interrupt Clear Enable (DISn), Interrupt Set Pending (PENDn), Interrupt Clear Pending (UNPENDn), and Interrupt Priority (PRIn) registers (see page 86).


Register 32: Vector Table Offset (VTABLE), offset 0xD08

Note: This register can only be accessed from privileged mode.

The **VTABLE** register indicates the offset of the vector table base address from memory address 0x0000.0000.

Vector Table Offset (VTABLE)

Base 0xE000.E000 Offset 0xD08



compatibility with future products, the value of a reserved bit should be

preserved across a read-modify-write operation.

Register 33: Application Interrupt and Reset Control (APINT), offset 0xD0C

Note: This register can only be accessed from privileged mode.

The **APINT** register provides priority grouping control for the exception model, endian status for data accesses, and reset control of the system. To write to this register, 0x05FA must be written to the VECTKEY field, otherwise the write is ignored.

The PRIGROUP field indicates the position of the binary point that splits the INTx fields in the Interrupt Priority (PRIx) registers into separate group priority and subpriority fields. Table 3-8 on page 153 shows how the PRIGROUP value controls this split. The bit numbers in the Group Priority Field and Subpriority Field columns in the table refer to the bits in the INTA field. For the INTB field, the corresponding bits are 15:13; for INTC, 23:21; and for INTD, 31:29.

Note: Determining preemption of an exception uses only the group priority field.

Table 3-8. Interrupt Priority Levels


PRIGROUP Bit Field	Binary Point ^a	Group Priority Field	•	Group Priorities	Subpriorities	
0x0 - 0x4	bxxx.	[7:5]	None	8	1	
0x5	bxx.y	[7:6]	[5]	4	2	
0x6	bx.yy	[7]	[6:5]	2	4	
0x7	b.yyy	None	[7:5]	1	8	

a. INTx field showing the binary point. An x denotes a group priority field bit, and a y denotes a subpriority field bit.

Application Interrupt and Reset Control (APINT)

Base 0xE000.E000 Offset 0xD0C

Type R/W, reset 0xFA05.0000



Bit/Field	Name	Туре	Reset	Description
31:16	VECTKEY	R/W	0xFA05	Register Key This field is used to guard against accidental writes to this register. 0x05FA must be written to this field in order to change the bits in this register. On a read, 0xFA05 is returned.
15	ENDIANESS	RO	0	Data Endianess The Stellaris implementation uses only little-endian mode so this is cleared to 0.
14:11	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
10:8	PRIGROUP	R/W	0x0	Interrupt Priority Grouping This field determines the split of group priority from subpriority (see Table 3-8 on page 153 for more information).
7:3	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	SYSRESREQ	WO	0	System Reset Request
				Value Description
				0 No effect.
				1 Resets the core and all on-chip peripherals except the Debug interface.
				This bit is automatically cleared during the reset of the core and reads as 0.
1	VECTCLRACT	WO	0	Clear Active NMI / Fault This bit is reserved for Debug use and reads as 0. This bit must be written as a 0, otherwise behavior is unpredictable.
0	VECTRESET	WO	0	System Reset This bit is reserved for Debug use and reads as 0. This bit must be written as a 0, otherwise behavior is unpredictable.

Register 34: System Control (SYSCTRL), offset 0xD10

Reset

Note: This register can only be accessed from privileged mode.

The SYSCTRL register controls features of entry to and exit from low-power state.

System Control (SYSCTRL)

Base 0xE000.E000

Bit/Field

Name

Type

Offset 0xD10 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		i			rese	rved						'	
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1				reserved						SEVONPEND	reserved	SLEEPDEEP	SLEEPEXIT	reserved
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	R/W	R/W	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

31:5	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SEVONPEND	R/W	0	Wake Up on Pending

Description

Value Description

- Only enabled interrupts or events can wake up the processor; disabled interrupts are excluded.
- 1 Enabled events and all interrupts, including disabled interrupts, can wake up the processor.

When an event or interrupt enters the pending state, the event signal wakes up the processor from $\mathtt{WFE}.$ If the processor is not waiting for an event, the event is registered and affects the next WFE.

The processor also wakes up on execution of a ${\tt SEV}$ instruction or an external event.

3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	SLEEPDEEP	R/W	0	Deep Sleep Enable

Value Description

- Use Sleep mode as the low power mode.
- Use Deep-sleep mode as the low power mode.

Bit/Field	Name	Туре	Reset	Description
1	SLEEPEXIT	R/W	0	Sleep on ISR Exit
				Value Description
				When returning from Handler mode to Thread mode, do not sleep when returning to Thread mode.
				When returning from Handler mode to Thread mode, enter sleep or deep sleep on return from an ISR.
				Setting this bit enables an interrupt-driven application to avoid returning to an empty main application.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 35: Configuration and Control (CFGCTRL), offset 0xD14


Note: This register can only be accessed from privileged mode.

The **CFGCTRL** register controls entry to Thread mode and enables: the handlers for NMI, hard fault and faults escalated by the **FAULTMASK** register to ignore bus faults; trapping of divide by zero and unaligned accesses; and access to the **SWTRIG** register by unprivileged software (see page 145).

Configuration and Control (CFGCTRL)

Base 0xE000.E000 Offset 0xD14

Type R/W, reset 0x0000.0200



Bit/Field	Name	Туре	Reset	Description
31:10	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9	STKALIGN	R/W	1	Stack Alignment on Exception Entry
				Value Description The stack is 4-byte aligned. The stack is 8-byte aligned.
				On exception entry, the processor uses bit 9 of the stacked PSR to indicate the stack alignment. On return from the exception, it uses this stacked bit to restore the correct stack alignment.
8	BFHFNMIGN	R/W	0	Ignore Bus Fault in NMI and Fault This bit enables handlers with priority -1 or -2 to ignore data bus faults caused by load and store instructions. The setting of this bit applies to the hard fault, NMI, and FAULTMASK escalated handlers.
				Value Description
				0 Data bus faults caused by load and store instructions cause a lock-up.
				1 Handlers running at priority -1 and -2 ignore data bus faults caused by load and store instructions.
				Set this bit only when the handler and its data are in absolutely safe memory. The normal use of this bit is to probe system devices and bridges to detect control path problems and fix them.
7:5	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
4	DIV0	R/W	0	Trap on Divide by 0 This bit enables faulting or halting when the processor executes an SDIV or UDIV instruction with a divisor of 0.
				Value Description
				O Do not trap on divide by 0. A divide by zero returns a quotient of 0.
				1 Trap on divide by 0.
3	UNALIGNED	R/W	0	Trap on Unaligned Access
				Value Description
				0 Do not trap on unaligned halfword and word accesses.
				1 Trap on unaligned halfword and word accesses. An unaligned access generates a usage fault.
				Unaligned ${\tt LDM}, {\tt STM}, {\tt LDRD},$ and ${\tt STRD}$ instructions always fault regardless of whether ${\tt UNALIGNED}$ is set.
2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	MAINPEND	R/W	0	Allow Main Interrupt Trigger
				Value Description
				0 Disables unprivileged software access to the SWTRIG register.
				1 Enables unprivileged software access to the SWTRIG register (see page 145).
0	BASETHR	R/W	0	Thread State Control
				Value Description
				The processor can enter Thread mode only when no exception is active.
				The processor can enter Thread mode from any level under the control of an EXC_RETURN value (see "Exception Return" on page 110 for more information).

Register 36: System Handler Priority 1 (SYSPRI1), offset 0xD18

Note: This register can only be accessed from privileged mode.

The SYSPRI1 register configures the priority level, 0 to 7 of the usage fault, bus fault, and memory management fault exception handlers. This register is byte-accessible.

System Handler Priority 1 (SYSPRI1)

Base 0xE000.E000 Offset 0xD18 Type R/W, reset 0x0000.0000

туре	R/W, rese	et uxuuuu	1.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•	rese	rved	'	' '			USAGE	•			reserved		'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ	BUS	I		ì	reserved	i i	MEM						reserved		ì
Type Reset	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Name Type		ре	Reset	Description									
	31:24		reserv	ved	R	0	0x00	com	patibility		ure prod	ucts, the	value of	erved bit a reserv on.		
	23:21		USA	ЭΕ	R/	W	0x0	This	field co					sage fault values h		
	20:16		reserv	ved	R	0	0x0	com	patibility		ure prod	ucts, the	value of	erved bit. fa reserv on.		
	15:13		BU	S	R/	W	0x0	This	Bus Fault Priority This field configures the priority level of the bus fault. Configurable priority values are in the range 0-7, with lower values having higher priority.							
	12:8		reserv	ved	R	0	0x0	com	patibility		ure prod	ucts, the	value of	erved bit. a reserv on.		
	7:5		MEI	М	R/	W	0x0	This Con	field co	-	the prior values a	ity level o		emory ma 0-7, with l	-	
	4:0		reserv	ved	R	0	0x0	com	patibility		ure prod	ucts, the	value of	erved bit. a reserv on.	•	


Register 37: System Handler Priority 2 (SYSPRI2), offset 0xD1C

Note: This register can only be accessed from privileged mode.

The SYSPRI2 register configures the priority level, 0 to 7 of the SVCall handler. This register is byte-accessible.

System Handler Priority 2 (SYSPRI2)

Base 0xE000.E000 Offset 0xD1C Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:29	SVC	R/W	0x0	SVCall Priority This field configures the priority level of SVCall. Configurable priority values are in the range 0-7, with lower values having higher priority.
28:0	reserved	RO	0x000.0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

compatibility with future products, the value of a reserved bit should be

preserved across a read-modify-write operation.

Register 38: System Handler Priority 3 (SYSPRI3), offset 0xD20

Note: This register can only be accessed from privileged mode.

The SYSPRI3 register configures the priority level, 0 to 7 of the SysTick exception and PendSV handlers. This register is byte-accessible.

System Handler Priority 3 (SYSPRI3)

Base 0xE000.E000 Offset 0xD20

Type	R/W, rese	et 0x0000	.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	,	TICK	1			reserved	1 1			PENDSV			1	reserved		
Туре	R/W	R/W	R/W	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'	· · · · · · · · · · · · · · · · · · ·		rese	rved I	•				DEBUG	I		' '	reserved		1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:29		TIC	K	R/	W	0x0	This Con	s field co	eption Pontigures epriority er priority	the prior	•	,		•	
	28:24		reserv	ved	R	Ю.	0x0	com	patibility	ould not or with futuer or oss a re	ıre prod	ucts, the	value of	a reserv	•	
	23:21		PEND	SV	R/	W	0x0	This		ority nfigures n the rang		•			_	
	20:8		reserv	ved	R	0	0x000	com	patibility	ould not out out out out out out out out out o	ıre prod	ucts, the	value of	a reserv		
	7:5		DEBU	JG	R	W	0x0	This		ity nfigures n the ran						
	4:0		reserv	ved	R	.0	0x0.0000	Soft	ware sh	ould not	rely on t	he value	of a rese	erved bit.	To prov	/ide

Register 39: System Handler Control and State (SYSHNDCTRL), offset 0xD24

Note: This register can only be accessed from privileged mode.

The **SYSHNDCTRL** register enables the system handlers, and indicates the pending status of the usage fault, bus fault, memory management fault, and SVC exceptions as well as the active status of the system handlers.

If a system handler is disabled and the corresponding fault occurs, the processor treats the fault as a hard fault.

This register can be modified to change the pending or active status of system exceptions. An OS kernel can write to the active bits to perform a context switch that changes the current exception type.

Caution – Software that changes the value of an active bit in this register without correct adjustment to the stacked content can cause the processor to generate a fault exception. Ensure software that writes to this register retains and subsequently restores the current active status.


If the value of a bit in this register must be modified after enabling the system handlers, a read-modify-write procedure must be used to ensure that only the required bit is modified.

System Handler Control and State (SYSHNDCTRL)

Base 0xE000.E000

Offset 0xD24

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:19	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
18	USAGE	R/W	0	Usage Fault Enable
				Value Description
				O Disables the usage fault exception.
				1 Enables the usage fault exception.
17	BUS	R/W	0	Bus Fault Enable
				Value Description
				O Disables the bus fault exception.

Enables the bus fault exception.

Bit/Field	Name	Туре	Reset	Description
16	MEM	R/W	0	Memory Management Fault Enable
				Value Description
				0 Disables the memory management fault exception.
				1 Enables the memory management fault exception.
15	SVC	R/W	0	SVC Call Pending
				Value Description
				0 An SVC call exception is not pending.
				1 An SVC call exception is pending.
				This bit can be modified to change the pending status of the SVC call exception.
14	BUSP	R/W	0	Bus Fault Pending
				Value Description
				0 A bus fault exception is not pending.
				1 A bus fault exception is pending.
				This bit can be modified to change the pending status of the bus fault exception.
13	MEMP	R/W	0	Memory Management Fault Pending
				Value Description
				O A memory management fault exception is not pending.
				1 A memory management fault exception is pending.
				This bit can be modified to change the pending status of the memory management fault exception.
12	USAGEP	R/W	0	Usage Fault Pending
				Value Description
				O A usage fault exception is not pending.
				1 A usage fault exception is pending.
				This bit can be modified to change the pending status of the usage fault exception.
11	TICK	R/W	0	SysTick Exception Active
				Value Description
				0 A SysTick exception is not active.
				1 A SysTick exception is active.
				This bit can be modified to change the active status of the SysTick exception, however, see the Caution above before setting this bit.

March 19, 2011 163

Bit/Field	Name	Туре	Reset	Description
10	PNDSV	R/W	0	PendSV Exception Active
				Value Description
				0 A PendSV exception is not active.
				1 A PendSV exception is active.
				This bit can be modified to change the active status of the PendSV exception, however, see the Caution above before setting this bit.
9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	MON	R/W	0	Debug Monitor Active
				Value Description
				0 The Debug monitor is not active.
				1 The Debug monitor is active.
7	SVCA	R/W	0	SVC Call Active
				Value Description
				0 SVC call is not active.
				1 SVC call is active.
				This bit can be modified to change the active status of the SVC call exception, however, see the Caution above before setting this bit.
6:4	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	USGA	R/W	0	Usage Fault Active
				Value Description
				0 Usage fault is not active.
				1 Usage fault is active.
				This bit can be modified to change the active status of the usage fault exception, however, see the Caution above before setting this bit.
2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	BUSA	R/W	0	Bus Fault Active
				Value Description
				0 Bus fault is not active.
				1 Bus fault is active.
				This bit can be modified to change the active status of the bus fault exception, however, see the Caution above before setting this bit.

Bit/Field	Name	Туре	Reset	Description
0	MEMA	R/W	0	Memory Management Fault Active
				Value Description 0 Memory management fault is not active. 1 Memory management fault is active. This bit can be modified to change the active status of the memory
				management fault exception, however, see the Caution above before setting this bit.

Register 40: Configurable Fault Status (FAULTSTAT), offset 0xD28

Note: This register can only be accessed from privileged mode.

The **FAULTSTAT** register indicates the cause of a memory management fault, bus fault, or usage fault. Each of these functions is assigned to a subregister as follows:

- Usage Fault Status (UFAULTSTAT), bits 31:16
- Bus Fault Status (BFAULTSTAT), bits 15:8
- Memory Management Fault Status (MFAULTSTAT), bits 7:0

FAULTSTAT is byte accessible. **FAULTSTAT** or its subregisters can be accessed as follows:

- The complete **FAULTSTAT** register, with a word access to offset 0xD28
- The **MFAULTSTAT**, with a byte access to offset 0xD28
- The MFAULTSTAT and BFAULTSTAT, with a halfword access to offset 0xD28
- The **BFAULTSTAT**, with a byte access to offset 0xD29
- The **UFAULTSTAT**, with a halfword access to offset 0xD2A

Bits are cleared by writing a 1 to them.

In a fault handler, the true faulting address can be determined by:


- Read and save the Memory Management Fault Address (MMADDR) or Bus Fault Address (FAULTADDR) value.
- 2. Read the MMARV bit in **MFAULTSTAT**, or the BFARV bit in **BFAULTSTAT** to determine if the **MMADDR** or **FAULTADDR** contents are valid.

Software must follow this sequence because another higher priority exception might change the **MMADDR** or **FAULTADDR** value. For example, if a higher priority handler preempts the current fault handler, the other fault might change the **MMADDR** or **FAULTADDR** value.

Configurable Fault Status (FAULTSTAT)

Base 0xE000.E000 Offset 0xD28

Type R/W1C, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
25	DIV0	R/W1C	0	Divide-by-Zero Usage Fault
				Value Description
				No divide-by-zero fault has occurred, or divide-by-zero trapping is not enabled.
				1 The processor has executed an SDIV or UDIV instruction with a divisor of 0.
				When this bit is set, the PC value stacked for the exception return points to the instruction that performed the divide by zero. Trapping on divide-by-zero is enabled by setting the DIV0 bit in the Configuration and Control (CFGCTRL) register (see page 157). This bit is cleared by writing a 1 to it.
24	UNALIGN	R/W1C	0	Unaligned Access Usage Fault
				Value Description
				No unaligned access fault has occurred, or unaligned access trapping is not enabled.
				1 The processor has made an unaligned memory access.
				Unaligned LDM, STM, LDRD, and STRD instructions always fault regardless of the configuration of this bit. Trapping on unaligned access is enabled by setting the UNALIGNED bit in the CFGCTRL register (see page 157).
				This bit is cleared by writing a 1 to it.
23:20	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	NOCP	R/W1C	0	No Coprocessor Usage Fault
				Value Description
				O A usage fault has not been caused by attempting to access a coprocessor.
				1 The processor has attempted to access a coprocessor.
				This bit is cleared by writing a 1 to it.
18	INVPC	R/W1C	0	Invalid PC Load Usage Fault
				Value Description
				O A usage fault has not been caused by attempting to load an invalid PC value.
				The processor has attempted an illegal load of EXC_RETURN to the PC as a result of an invalid context or an invalid EXC_RETURN value.
				When this bit is set, the PC value stacked for the exception return points to the instruction that tried to perform the illegal load of the PC . This bit is cleared by writing a 1 to it.

March 19, 2011 167

168

Bit/Field	Name	Туре	Reset	Description
17	INVSTAT	R/W1C	0	Invalid State Usage Fault
				Value Description
				0 A usage fault has not been caused by an invalid state.
				1 The processor has attempted to execute an instruction that makes illegal use of the EPSR register.
				When this bit is set, the PC value stacked for the exception return points to the instruction that attempted the illegal use of the Execution Program Status Register (EPSR) register. This bit is not set if an undefined instruction uses the EPSR register. This bit is cleared by writing a 1 to it.
16	UNDEF	R/W1C	0	Undefined Instruction Usage Fault
				Value Description
				0 A usage fault has not been caused by an undefined instruction.
				1 The processor has attempted to execute an undefined instruction.
				When this bit is set, the PC value stacked for the exception return points to the undefined instruction. An undefined instruction is an instruction that the processor cannot decode. This bit is cleared by writing a 1 to it.
15	BFARV	R/W1C	0	Bus Fault Address Register Valid
				Value Description
				The value in the Bus Fault Address (FAULTADDR) register is not a valid fault address.
				1 The FAULTADDR register is holding a valid fault address.
				This bit is set after a bus fault, where the address is known. Other faults can clear this bit, such as a memory management fault occurring later. If a bus fault occurs and is escalated to a hard fault because of priority, the hard fault handler must clear this bit. This action prevents problems if returning to a stacked active bus fault handler whose FAULTADDR register value has been overwritten. This bit is cleared by writing a 1 to it.
14:13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	BSTKE	R/W1C	0	Stack Bus Fault
				Value Description
				0 No bus fault has occurred on stacking for exception entry.
				Stacking for an exception entry has caused one or more bus faults.
				When this bit is set, the SP is still adjusted but the values in the context area on the stack might be incorrect. A fault address is not written to the FAULTADDR register. This bit is cleared by writing a 1 to it.

March 19, 2011

Bit/Field	Name	Туре	Reset	Description
11	BUSTKE	R/W1C	0	Unstack Bus Fault
				Value Description
				No bus fault has occurred on unstacking for a return from exception.
				1 Unstacking for a return from exception has caused one or more bus faults.
				This fault is chained to the handler. Thus, when this bit is set, the original return stack is still present. The SP is not adjusted from the failing return, a new save is not performed, and a fault address is not written to the FAULTADDR register. This bit is cleared by writing a 1 to it.
10	IMPRE	R/W1C	0	Imprecise Data Bus Error
				Value Description
				O An imprecise data bus error has not occurred.
				A data bus error has occurred, but the return address in the stack frame is not related to the instruction that caused the error.
				When this bit is set, a fault address is not written to the FAULTADDR register. This fault is asynchronous. Therefore, if the fault is detected when the priority of the current process is higher than the bus fault priority, the bus fault becomes pending and becomes active only when the processor returns from all higher-priority processes. If a precise fault occurs before the processor enters the handler for the imprecise bus fault, the handler detects that both the IMPRE bit is set and one of the precise fault status bits is set. This bit is cleared by writing a 1 to it.
9	PRECISE	R/W1C	0	Precise Data Bus Error
				Value Description
				0 A precise data bus error has not occurred.
				A data bus error has occurred, and the PC value stacked for the exception return points to the instruction that caused the fault.
				When this bit is set, the fault address is written to the FAULTADDR register. This bit is cleared by writing a 1 to it.
8	IBUS	R/W1C	0	Instruction Bus Error
				Value Description
				An instruction bus error has not occurred.
				1 An instruction bus error has occurred.
				The processor detects the instruction bus error on prefetching an instruction, but sets this bit only if it attempts to issue the faulting instruction. When this bit is set, a fault address is not written to the FAULTADDR register. This bit is cleared by writing a 1 to it.

March 19, 2011 169

Bit/Field	Name	Туре	Reset	Description
7	MMARV	R/W1C	0	Memory Management Fault Address Register Valid
				Value Description
				The value in the Memory Management Fault Address (MMADDR) register is not a valid fault address.
				1 The MMADDR register is holding a valid fault address.
				If a memory management fault occurs and is escalated to a hard fault because of priority, the hard fault handler must clear this bit. This action prevents problems if returning to a stacked active memory management fault handler whose MMADDR register value has been overwritten. This bit is cleared by writing a 1 to it.
6:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	MSTKE	R/W1C	0	Stack Access Violation
				Value Description
				No memory management fault has occurred on stacking for exception entry.
				Stacking for an exception entry has caused one or more access violations.
				When this bit is set, the SP is still adjusted but the values in the context area on the stack might be incorrect. A fault address is not written to the MMADDR register.
				This bit is cleared by writing a 1 to it.
3	MUSTKE	R/W1C	0	Unstack Access Violation
				Value Description
				No memory management fault has occurred on unstacking for a return from exception.
				1 Unstacking for a return from exception has caused one or more access violations.
				This fault is chained to the handler. Thus, when this bit is set, the original return stack is still present. The SP is not adjusted from the failing return, a new save is not performed, and a fault address is not written to the MMADDR register. This bit is cleared by writing a 1 to it.
2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
1	DERR	R/W1C	0	Data Access Violation
				Value Description
				0 A data access violation has not occurred.
				1 The processor attempted a load or store at a location that does not permit the operation.
				When this bit is set, the PC value stacked for the exception return points to the faulting instruction and the address of the attempted access is written to the MMADDR register. This bit is cleared by writing a 1 to it.
0	IERR	R/W1C	0	Instruction Access Violation
				Value Description
				O An instruction access violation has not occurred.
				1 The processor attempted an instruction fetch from a location that does not permit execution.
				This fault occurs on any access to an XN region, even when the MPU

is disabled or not present.

When this bit is set, the **PC** value stacked for the exception return points to the faulting instruction and the address of the attempted access is not written to the MMADDR register.

This bit is cleared by writing a 1 to it.

Register 41: Hard Fault Status (HFAULTSTAT), offset 0xD2C

Note: This register can only be accessed from privileged mode.

The **HFAULTSTAT** register gives information about events that activate the hard fault handler.

Bits are cleared by writing a 1 to them.

Hard Fault Status (HFAULTSTAT)

Base 0xE000.E000


0

reserved

RO

0

Offset 0xD2C Type R/W1C, reset 0x0000.0000



Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be

preserved across a read-modify-write operation.


Register 42: Memory Management Fault Address (MMADDR), offset 0xD34

Note: This register can only be accessed from privileged mode.

The MMADDR register contains the address of the location that generated a memory management fault. When an unaligned access faults, the address in the MMADDR register is the actual address that faulted. Because a single read or write instruction can be split into multiple aligned accesses, the fault address can be any address in the range of the requested access size. Bits in the Memory Management Fault Status (MFAULTSTAT) register indicate the cause of the fault and whether the value in the MMADDR register is valid (see page 166).

Memory Management Fault Address (MMADDR)

Base 0xE000.E000 Offset 0xD34 Type R/W, reset -




When the MMARV bit of **MFAULTSTAT** is set, this field holds the address of the location that generated the memory management fault.

Register 43: Bus Fault Address (FAULTADDR), offset 0xD38

Note: This register can only be accessed from privileged mode.

The **FAULTADDR** register contains the address of the location that generated a bus fault. When an unaligned access faults, the address in the **FAULTADDR** register is the one requested by the instruction, even if it is not the address of the fault. Bits in the **Bus Fault Status (BFAULTSTAT)** register indicate the cause of the fault and whether the value in the **FAULTADDR** register is valid (see page 166).



3.6 Memory Protection Unit (MPU) Register Descriptions

This section lists and describes the Memory Protection Unit (MPU) registers, in numerical order by address offset.

address of the location that generated the bus fault.

The MPU registers can only be accessed from privileged mode.


Register 44: MPU Type (MPUTYPE), offset 0xD90

Note: This register can only be accessed from privileged mode.

The **MPUTYPE** register indicates whether the MPU is present, and if so, how many regions it supports.

MPU Type (MPUTYPE)

Base 0xE000.E000 Offset 0xD90 Type RO, reset 0x0000.0800



Bit/Field	Name	Type	Reset	Description
31:24	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:16	IREGION	RO	0x00	Number of I Regions This field indicates the number of supported MPU instruction regions. This field always contains 0x00. The MPU memory map is unified and is described by the DREGION field.
15:8	DREGION	RO	0x08	Number of D Regions
				Value Description
				0x08 Indicates there are eight supported MPU data regions.
7:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	SEPARATE	RO	0	Separate or Unified MPU

Value Description

0 Indicates the MPU is unified.

Register 45: MPU Control (MPUCTRL), offset 0xD94

Note: This register can only be accessed from privileged mode.

The **MPUCTRL** register enables the MPU, enables the default memory map background region, and enables use of the MPU when in the hard fault, Non-maskable Interrupt (NMI), and **Fault Mask Register (FAULTMASK)** escalated handlers.

When the ENABLE and PRIVDEFEN bits are both set:

- For privileged accesses, the default memory map is as described in "Memory Model" on page 94. Any access by privileged software that does not address an enabled memory region behaves as defined by the default memory map.
- Any access by unprivileged software that does not address an enabled memory region causes a memory management fault.

Execute Never (XN) and Strongly Ordered rules always apply to the System Control Space regardless of the value of the ENABLE bit.

When the ENABLE bit is set, at least one region of the memory map must be enabled for the system to function unless the PRIVDEFEN bit is set. If the PRIVDEFEN bit is set and no regions are enabled, then only privileged software can operate.

When the ENABLE bit is clear, the system uses the default memory map, which has the same memory attributes as if the MPU is not implemented (see Table 2-5 on page 97 for more information). The default memory map applies to accesses from both privileged and unprivileged software.


When the MPU is enabled, accesses to the System Control Space and vector table are always permitted. Other areas are accessible based on regions and whether PRIVDEFEN is set.

Unless HFNMIENA is set, the MPU is not enabled when the processor is executing the handler for an exception with priority -1 or -2. These priorities are only possible when handling a hard fault or NMI exception or when **FAULTMASK** is enabled. Setting the HFNMIENA bit enables the MPU when operating with these two priorities.

MPU Control (MPUCTRL)

Base 0xE000.E000 Offset 0xD94

Type R/W, reset 0x0000.0000



preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
2	PRIVDEFEN	R/W	0	MPU Default Region This bit enables privileged software access to the default memory map.
				Value Description
				0 If the MPU is enabled, this bit disables use of the default memory map. Any memory access to a location not covered by any enabled region causes a fault.
				1 If the MPU is enabled, this bit enables use of the default memory map as a background region for privileged software accesses.
				When this bit is set, the background region acts as if it is region number -1. Any region that is defined and enabled has priority over this default map.
				If the MPU is disabled, the processor ignores this bit.
1	HFNMIENA	R/W	0	MPU Enabled During Faults
				This bit controls the operation of the MPU during hard fault, NMI, and FAULTMASK handlers.
				Value Description
				The MPU is disabled during hard fault, NMI, and FAULTMASK handlers, regardless of the value of the ENABLE bit.
				1 The MPU is enabled during hard fault, NMI, and FAULTMASK handlers.
				When the MPU is disabled and this bit is set, the resulting behavior is unpredictable.
0	ENABLE	R/W	0	MPU Enable
				Value Description
				0 The MPU is disabled.
				1 The MPU is enabled.
				When the MPU is disabled and the ${\tt HFNMIENA}$ bit is set, the resulting behavior is unpredictable.

March 19, 2011 177

Register 46: MPU Region Number (MPUNUMBER), offset 0xD98


Note: This register can only be accessed from privileged mode.

The MPUNUMBER register selects which memory region is referenced by the MPU Region Base Address (MPUBASE) and MPU Region Attribute and Size (MPUATTR) registers. Normally, the required region number should be written to this register before accessing the MPUBASE or the MPUATTR register. However, the region number can be changed by writing to the MPUBASE register with the VALID bit set (see page 179). This write updates the value of the REGION field.

MPU Region Number (MPUNUMBER)

Base 0xE000.E000 Offset 0xD98

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:3	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2:0	NUMBER	R/W	0x0	MPU Region to Access

This field indicates the MPU region referenced by the $\bf MPUBASE$ and $\bf MPUATTR$ registers. The MPU supports eight memory regions.

Register 47: MPU Region Base Address (MPUBASE), offset 0xD9C

Register 48: MPU Region Base Address Alias 1 (MPUBASE1), offset 0xDA4

Register 49: MPU Region Base Address Alias 2 (MPUBASE2), offset 0xDAC

Register 50: MPU Region Base Address Alias 3 (MPUBASE3), offset 0xDB4

Note: This register can only be accessed from privileged mode.

The MPUBASE register defines the base address of the MPU region selected by the MPU Region Number (MPUNUMBER) register and can update the value of the MPUNUMBER register. To change the current region number and update the MPUNUMBER register, write the MPUBASE register with the VALID bit set.

The ADDR field is bits 31:*N* of the **MPUBASE** register. Bits (*N*-1):5 are reserved. The region size, as specified by the SIZE field in the **MPU Region Attribute and Size (MPUATTR)** register, defines the value of *N* where:

 $N = Log_2(Region size in bytes)$


If the region size is configured to 4 GB in the **MPUATTR** register, there is no valid ADDR field. In this case, the region occupies the complete memory map, and the base address is 0x0000.0000.

The base address is aligned to the size of the region. For example, a 64-KB region must be aligned on a multiple of 64 KB, for example, at 0x0001.0000 or 0x0002.0000.

MPU Region Base Address (MPUBASE)

Base 0xE000.E000 Offset 0xD9C

Type R/W, reset 0x0000.0000



Bit/Field Name Type Reset Description

31:5 ADDR R/W 0x0000.000 Base Address Mask

Bits 31:N in this field contain the region base address. The value of N depends on the region size, as shown above. The remaining bits (N-1):5 are reserved.

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
4	VALID	WO	0	Region Number Valid
				Value Description
				The MPUNUMBER register is not changed and the processor updates the base address for the region specified in the MPUNUMBER register and ignores the value of the REGION field.
				The MPUNUMBER register is updated with the value of the REGION field and the base address is updated for the region specified in the REGION field.
				This bit is always read as 0.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2:0	REGION	R/W	0x0	Region Number On a write, contains the value to be written to the MPUNUMBER register. On a read, returns the current region number in the MPUNUMBER register.

Register 51: MPU Region Attribute and Size (MPUATTR), offset 0xDA0

Register 52: MPU Region Attribute and Size Alias 1 (MPUATTR1), offset 0xDA8

Register 53: MPU Region Attribute and Size Alias 2 (MPUATTR2), offset 0xDB0

Register 54: MPU Region Attribute and Size Alias 3 (MPUATTR3), offset 0xDB8

Note: This register can only be accessed from privileged mode.

The **MPUATTR** register defines the region size and memory attributes of the MPU region specified by the **MPU Region Number (MPUNUMBER)** register and enables that region and any subregions.

The **MPUATTR** register is accessible using word or halfword accesses with the most-significant halfword holding the region attributes and the least-significant halfword holds the region size and the region and subregion enable bits.

The MPU access permission attribute bits, XN, AP, TEX, S, C, and B, control access to the corresponding memory region. If an access is made to an area of memory without the required permissions, then the MPU generates a permission fault.

The SIZE field defines the size of the MPU memory region specified by the **MPUNUMBER** register as follows:

(Region size in bytes) = $2^{(SIZE+1)}$

The smallest permitted region size is 32 bytes, corresponding to a SIZE value of 4. Table 3-9 on page 181 gives example SIZE values with the corresponding region size and value of N in the MPU Region Base Address (MPUBASE) register.

Table 3-9. Example SIZE Field Values


SIZE Encoding	Region Size	Value of N ^a	Note
00100b (0x4)	32 B	5	Minimum permitted size
01001b (0x9)	1 KB	10	-
10011b (0x13)	1 MB	20	-
11101b (0x1D)	1 GB	30	-
11111b (0x1F)	4 GB	No valid ADDR field in MPUBASE ; the region occupies the complete memory map.	Maximum possible size

a. Refers to the N parameter in the MPUBASE register (see page 179).

MPU Region Attribute and Size (MPUATTR)

Base 0xE000.E000 Offset 0xDA0

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:29	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	XN	R/W	0	Instruction Access Disable
				Value Description
				0 Instruction fetches are enabled.
				1 Instruction fetches are disabled.
27	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
26:24	AP	R/W	0	Access Privilege For information on using this bit field, see Table 3-5 on page 125.
23:22	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
21:19	TEX	R/W	0x0	Type Extension Mask For information on using this bit field, see Table 3-3 on page 124.
18	S	R/W	0	Shareable For information on using this bit, see Table 3-3 on page 124.
17	С	R/W	0	Cacheable For information on using this bit, see Table 3-3 on page 124.
16	В	R/W	0	Bufferable For information on using this bit, see Table 3-3 on page 124.
15:8	SRD	R/W	0x00	Subregion Disable Bits
				Value Description
				The corresponding subregion is enabled.
				1 The corresponding subregion is disabled.
				Region sizes of 128 bytes and less do not support subregions. When writing the attributes for such a region, configure the $\tt SRD$ field as 0x00. See the section called "Subregions" on page 123 for more information.
7:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:1	SIZE	R/W	0x0	Region Size Mask The SIZE field defines the size of the MPU memory region specified by the MPUNUMBER register. Refer to Table 3-9 on page 181 for more information.

Bit/Field	Name	Туре	Reset	Description
0	ENABLE	R/W	0	Region Enable
				Value Description The region is disabled. The region is enabled.

4 JTAG Interface

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is comprised of four pins: TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Stellaris® JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Stellaris JTAG instructions select the Stellaris TDO output. The multiplexer is controlled by the Stellaris JTAG controller, which has comprehensive programming for the ARM, Stellaris, and unimplemented JTAG instructions.

The Stellaris JTAG module has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions: BYPASS, IDCODE, SAMPLE/PRELOAD, EXTEST and INTEST
- ARM additional instructions: APACC, DPACC and ABORT
- Integrated ARM Serial Wire Debug (SWD)
 - Serial Wire JTAG Debug Port (SWJ-DP)
 - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
 - Data Watchpoint and Trace (DWT) unit for implementing watchpoints, trigger resources, and system profiling
 - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
 - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer

See the ARM® Debug Interface V5 Architecture Specification for more information on the ARM JTAG controller.

4.1 Block Diagram

TCK
TMS

TAP Controller

Instruction Register (IR)

BYPASS Data Register

Boundary Scan Data Register

IDCODE Data Register

ABORT Data Register

DPACC Data Register

APACC Data Register

Cortex-M3

Debug
Port

Figure 4-1. JTAG Module Block Diagram

4.2 Signal Description

Table 4-1 on page 185 and Table 4-2 on page 186 list the external signals of the JTAG/SWD controller and describe the function of each. The JTAG/SWD controller signals are alternate functions for some GPIO signals, however note that the reset state of the pins is for the JTAG/SWD function. The JTAG/SWD controller signals are under commit protection and require a special process to be configured as GPIOs, see "Commit Control" on page 429. The column in the table below titled "Pin Mux/Pin Assignment" lists the GPIO pin placement for the JTAG/SWD controller signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 445) is set to choose the JTAG/SWD function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 463) to assign the JTAG/SWD controller signals to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 421.

Table 4-1. Signals for JTAG_SWD_SWO (100LQFP)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description	
SWCLK	80	PC0 (3)	1	TTL	JTAG/SWD CLK.	
SWDIO	79	PC1 (3)	I/O	TTL	JTAG TMS and SWDIO.	
SWO	77	PC3 (3)	0	TTL	JTAG TDO and SWO.	
TCK	80	PC0 (3)	1	TTL	JTAG/SWD CLK.	
TDI	78	PC2 (3)	1	TTL	JTAG TDI.	
TDO	77	PC3 (3)	0	TTL	JTAG TDO and SWO.	

Table 4-1. Signals for JTAG_SWD_SWO (100LQFP) (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
TMS	79	PC1 (3)	I	TTL JTAG TMS and SWDIO.	

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 4-2. Signals for JTAG_SWD_SWO (108BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
SWCLK	A9	PC0 (3)	1	TTL	JTAG/SWD CLK.
SWDIO	В9	PC1 (3)	I/O	TTL	JTAG TMS and SWDIO.
SWO	A10	PC3 (3)	0	TTL	JTAG TDO and SWO.
TCK	A9	PC0 (3)	1	TTL	JTAG/SWD CLK.
TDI	B8	PC2 (3)	1	TTL	JTAG TDI.
TDO	A10	PC3 (3)	0	TTL	JTAG TDO and SWO.
TMS	В9	PC1 (3)	1	TTL	JTAG TMS and SWDIO.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

4.3 Functional Description

A high-level conceptual drawing of the JTAG module is shown in Figure 4-1 on page 185. The JTAG module is composed of the Test Access Port (TAP) controller and serial shift chains with parallel update registers. The TAP controller is a simple state machine controlled by the TCK and TMS inputs. The current state of the TAP controller depends on the sequence of values captured on TMS at the rising edge of TCK. The TAP controller determines when the serial shift chains capture new data, shift data from TDI towards TDO, and update the parallel load registers. The current state of the TAP controller also determines whether the Instruction Register (IR) chain or one of the Data Register (DR) chains is being accessed.

The serial shift chains with parallel load registers are comprised of a single Instruction Register (IR) chain and multiple Data Register (DR) chains. The current instruction loaded in the parallel load register determines which DR chain is captured, shifted, or updated during the sequencing of the TAP controller.

Some instructions, like EXTEST and INTEST, operate on data currently in a DR chain and do not capture, shift, or update any of the chains. Instructions that are not implemented decode to the BYPASS instruction to ensure that the serial path between TDI and TDO is always connected (see Table 4-4 on page 192 for a list of implemented instructions).

See "JTAG and Boundary Scan" on page 1216 for JTAG timing diagrams.

Note: Of all the possible reset sources, only Power-On reset (POR) and the assertion of the RST input have any effect on the JTAG module. The pin configurations are reset by both the RST input and POR, whereas the internal JTAG logic is only reset with POR. See "Reset Sources" on page 197 for more information on reset.

4.3.1 JTAG Interface Pins

The JTAG interface consists of four standard pins: TCK, TMS, TDI, and TDO. These pins and their associated state after a power-on reset or reset caused by the RST input are given in Table 4-3. Detailed information on each pin follows. Refer to "General-Purpose Input/Outputs (GPIOs)" on page 421 for information on how to reprogram the configuration of these pins.

Table 4-3. JTAG Port Pins State after Power-On Reset or RST assertion

Pin Name	Data Direction	Data Direction Internal Pull-Up Int		Drive Strength	Drive Value
TCK	Input	Enabled	Disabled	N/A	N/A
TMS	Input	Enabled	Disabled	N/A	N/A
TDI	Input	Enabled	Disabled	N/A	N/A
TDO	Output	Enabled	Disabled	2-mA driver	High-Z

4.3.1.1 Test Clock Input (TCK)

The TCK pin is the clock for the JTAG module. This clock is provided so the test logic can operate independently of any other system clocks and to ensure that multiple JTAG TAP controllers that are daisy-chained together can synchronously communicate serial test data between components. During normal operation, TCK is driven by a free-running clock with a nominal 50% duty cycle. When necessary, TCK can be stopped at 0 or 1 for extended periods of time. While TCK is stopped at 0 or 1, the state of the TAP controller does not change and data in the JTAG Instruction and Data Registers is not lost.

By default, the internal pull-up resistor on the TCK pin is enabled after reset, assuring that no clocking occurs if the pin is not driven from an external source. The internal pull-up and pull-down resistors can be turned off to save internal power as long as the TCK pin is constantly being driven by an external source (see page 451 and page 453).

4.3.1.2 Test Mode Select (TMS)

The TMS pin selects the next state of the JTAG TAP controller. TMS is sampled on the rising edge of TCK. Depending on the current TAP state and the sampled value of TMS, the next state may be entered. Because the TMS pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TMS to change on the falling edge of TCK.

Holding TMS high for five consecutive TCK cycles drives the TAP controller state machine to the Test-Logic-Reset state. When the TAP controller enters the Test-Logic-Reset state, the JTAG module and associated registers are reset to their default values. This procedure should be performed to initialize the JTAG controller. The JTAG Test Access Port state machine can be seen in its entirety in Figure 4-2 on page 188.

By default, the internal pull-up resistor on the TMS pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC1/TMS; otherwise JTAG communication could be lost (see page 451).

4.3.1.3 Test Data Input (TDI)

The TDI pin provides a stream of serial information to the IR chain and the DR chains. TDI is sampled on the rising edge of TCK and, depending on the current TAP state and the current instruction, may present this data to the proper shift register chain. Because the TDI pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TDI to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDI pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC2/TDI; otherwise JTAG communication could be lost (see page 451).

4.3.1.4 Test Data Output (TDO)

The $\protect\operatorname{TDO}$ pin provides an output stream of serial information from the IR chain or the DR chains. The value of $\protect\operatorname{TDO}$ depends on the current TAP state, the current instruction, and the data in the

chain being accessed. In order to save power when the JTAG port is not being used, the TDO pin is placed in an inactive drive state when not actively shifting out data. Because TDO can be connected to the TDI of another controller in a daisy-chain configuration, the *IEEE Standard 1149.1* expects the value on TDO to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDO pin is enabled after reset, assuring that the pin remains at a constant logic level when the JTAG port is not being used. The internal pull-up and pull-down resistors can be turned off to save internal power if a High-Z output value is acceptable during certain TAP controller states (see page 451 and page 453).

4.3.2 JTAG TAP Controller

The JTAG TAP controller state machine is shown in Figure 4-2. The TAP controller state machine is reset to the Test-Logic-Reset state on the assertion of a Power-On-Reset (POR). In order to reset the JTAG module after the microcontroller has been powered on, the TMS input must be held HIGH for five TCK clock cycles, resetting the TAP controller and all associated JTAG chains. Asserting the correct sequence on the TMS pin allows the JTAG module to shift in new instructions, shift in data, or idle during extended testing sequences. For detailed information on the function of the TAP controller and the operations that occur in each state, please refer to *IEEE Standard 1149.1*.




Figure 4-2. Test Access Port State Machine

4.3.3 Shift Registers

The Shift Registers consist of a serial shift register chain and a parallel load register. The serial shift register chain samples specific information during the TAP controller's CAPTURE states and allows

this information to be shifted out on TDO during the TAP controller's SHIFT states. While the sampled data is being shifted out of the chain on TDO, new data is being shifted into the serial shift register on TDI. This new data is stored in the parallel load register during the TAP controller's UPDATE states. Each of the shift registers is discussed in detail in "Register Descriptions" on page 192.

4.3.4 Operational Considerations

Certain operational parameters must be considered when using the JTAG module. Because the JTAG pins can be programmed to be GPIOs, board configuration and reset conditions on these pins must be considered. In addition, because the JTAG module has integrated ARM Serial Wire Debug, the method for switching between these two operational modes is described below.

4.3.4.1 **GPIO** Functionality

When the microcontroller is reset with either a POR or RST, the JTAG/SWD port pins default to their JTAG/SWD configurations. The default configuration includes enabling digital functionality (DEN[3:0] set in the **Port C GPIO Digital Enable (GPIODEN)** register), enabling the pull-up resistors (PUE[3:0] set in the **Port C GPIO Pull-Up Select (GPIOPUR)** register), disabling the pull-down resistors (PDE[3:0] cleared in the **Port C GPIO Pull-Down Select (GPIOPDR)** register) and enabling the alternate hardware function (AFSEL[3:0] set in the **Port C GPIO Alternate Function Select (GPIOAFSEL)** register) on the JTAG/SWD pins. See page 445, page 451, page 453, and page 456.

It is possible for software to configure these pins as GPIOs after reset by clearing AFSEL[3:0] in the **Port C GPIOAFSEL** register. If the user does not require the JTAG/SWD port for debugging or board-level testing, this provides four more GPIOs for use in the design.

Caution – It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. As a result, the debugger may be locked out of the part. This issue can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is provided for the NMI pin (PB7) and the four JTAG/SWD pins (PC[3:0]). Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL) register (see page 445), GPIO Pull Up Select (GPIOPUR) register (see page 451), GPIO Pull-Down Select (GPIOPDR) register (see page 453), and GPIO Digital Enable (GPIODEN) register (see page 456) are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 458) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 459) have been set.

4.3.4.2 Communication with JTAG/SWD

Because the debug clock and the system clock can be running at different frequencies, care must be taken to maintain reliable communication with the JTAG/SWD interface. In the Capture-DR state, the result of the previous transaction, if any, is returned, together with a 3-bit ACK response. Software should check the ACK response to see if the previous operation has completed before initiating a new transaction. Alternatively, if the system clock is at least 8 times faster than the debug clock (TCK or SWCLK), the previous operation has enough time to complete and the ACK bits do not have to be checked.

4.3.4.3 Recovering a "Locked" Microcontroller

Note: Performing the sequence below restores the nonvolatile registers discussed in "Nonvolatile Register Programming" on page 334 to their factory default values. The mass erase of the Flash memory caused by the sequence below occurs prior to the nonvolatile registers being restored.

If software configures any of the JTAG/SWD pins as GPIO and loses the ability to communicate with the debugger, there is a debug port unlock sequence that can be used to recover the microcontroller. Performing a total of ten JTAG-to-SWD and SWD-to-JTAG switch sequences while holding the microcontroller in reset mass erases the Flash memory. The debug port unlock sequence is:

- 1. Assert and hold the RST signal.
- 2. Perform steps 1 and 2 of the JTAG-to-SWD switch sequence on the section called "JTAG-to-SWD Switching" on page 191.
- **3.** Perform steps 1 and 2 of the SWD-to-JTAG switch sequence on the section called "SWD-to-JTAG Switching" on page 191.
- **4.** Perform steps 1 and 2 of the JTAG-to-SWD switch sequence.
- **5.** Perform steps 1 and 2 of the SWD-to-JTAG switch sequence.
- **6.** Perform steps 1 and 2 of the JTAG-to-SWD switch sequence.
- 7. Perform steps 1 and 2 of the SWD-to-JTAG switch sequence.
- **8.** Perform steps 1 and 2 of the JTAG-to-SWD switch sequence.
- **9.** Perform steps 1 and 2 of the SWD-to-JTAG switch sequence.
- **10.** Perform steps 1 and 2 of the JTAG-to-SWD switch sequence.
- **11.** Perform steps 1 and 2 of the SWD-to-JTAG switch sequence.
- **12.** Release the \overline{RST} signal.
- 13. Wait 400 ms.
- **14.** Power-cycle the microcontroller.

4.3.4.4 ARM Serial Wire Debug (SWD)

In order to seamlessly integrate the ARM Serial Wire Debug (SWD) functionality, a serial-wire debugger must be able to connect to the Cortex-M3 core without having to perform, or have any knowledge of, JTAG cycles. This integration is accomplished with a SWD preamble that is issued before the SWD session begins.

The switching preamble used to enable the SWD interface of the SWJ-DP module starts with the TAP controller in the Test-Logic-Reset state. From here, the preamble sequences the TAP controller through the following states: Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Select DR, Select IR, and Test Logic Reset states.

Stepping through this sequence of the TAP state machine enables the SWD interface and disables the JTAG interface. For more information on this operation and the SWD interface, see the *ARM® Debug Interface V5 Architecture Specification*.

Because this sequence is a valid series of JTAG operations that could be issued, the ARM JTAG TAP controller is not fully compliant to the *IEEE Standard 1149.1*. This instance is the only one where the ARM JTAG TAP controller does not meet full compliance with the specification. Due to the low probability of this sequence occurring during normal operation of the TAP controller, it should not affect normal performance of the JTAG interface.

JTAG-to-SWD Switching

To switch the operating mode of the Debug Access Port (DAP) from JTAG to SWD mode, the external debug hardware must send the switching preamble to the microcontroller. The 16-bit TMS command for switching to SWD mode is defined as b1110.0111.1001.1110, transmitted LSB first. This command can also be represented as 0xE79E when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

- 1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO High to ensure that both JTAG and SWD are in their reset/idle states.
- 2. Send the 16-bit JTAG-to-SWD switch command, 0xE79E, on TMS.
- 3. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO High to ensure that if SWJ-DP was already in SWD mode, the SWD goes into the line reset state before sending the switch sequence.

SWD-to-JTAG Switching

To switch the operating mode of the Debug Access Port (DAP) from SWD to JTAG mode, the external debug hardware must send a switch command to the microcontroller. The 16-bit TMS command for switching to JTAG mode is defined as b1110.0111.0011.1100, transmitted LSB first. This command can also be represented as 0xE73C when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

- 1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO High to ensure that both JTAG and SWD are in their reset/idle states.
- 2. Send the 16-bit SWD-to-JTAG switch command, 0xE73C, on TMS.
- 3. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO High to ensure that if SWJ-DP was already in JTAG mode, the JTAG goes into the Test Logic Reset state before sending the switch sequence.

4.4 Initialization and Configuration

After a Power-On-Reset or an external reset (\overline{RST}), the JTAG pins are automatically configured for JTAG communication. No user-defined initialization or configuration is needed. However, if the user application changes these pins to their GPIO function, they must be configured back to their JTAG functionality before JTAG communication can be restored. To return the pins to their JTAG functions, enable the four JTAG pins (PC[3:0]) for their alternate function using the **GPIOAFSEL** register. In addition to enabling the alternate functions, any other changes to the GPIO pad configurations on the four JTAG pins (PC[3:0]) should be returned to their default settings.

4.5 Register Descriptions

The registers in the JTAG TAP Controller or Shift Register chains are not memory mapped and are not accessible through the on-chip Advanced Peripheral Bus (APB). Instead, the registers within the JTAG controller are all accessed serially through the TAP Controller. These registers include the Instruction Register and the six Data Registers.

4.5.1 Instruction Register (IR)

The JTAG TAP Instruction Register (IR) is a four-bit serial scan chain connected between the JTAG TDI and TDO pins with a parallel load register. When the TAP Controller is placed in the correct states, bits can be shifted into the IR. Once these bits have been shifted into the chain and updated, they are interpreted as the current instruction. The decode of the IR bits is shown in Table 4-4. A detailed explanation of each instruction, along with its associated Data Register, follows.

Tal	ble 4	ŀ-4. J	TAG	Ins	truct	ion	Regis	ter	Command	sk
-----	-------	--------	-----	-----	-------	-----	-------	-----	---------	----

IR[3:0]	Instruction	Description
0x0	EXTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction onto the pads.
0x1	INTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction into the controller.
0x2	SAMPLE / PRELOAD	Captures the current I/O values and shifts the sampled values out of the Boundary Scan Chain while new preload data is shifted in.
0x8	ABORT	Shifts data into the ARM Debug Port Abort Register.
0xA	DPACC	Shifts data into and out of the ARM DP Access Register.
0xB	APACC	Shifts data into and out of the ARM AC Access Register.
0xE	IDCODE	Loads manufacturing information defined by the <i>IEEE Standard 1149.1</i> into the IDCODE chain and shifts it out.
0xF	BYPASS	Connects TDI to TDO through a single Shift Register chain.
All Others	Reserved	Defaults to the BYPASS instruction to ensure that \mathtt{TDI} is always connected to \mathtt{TDO} .

4.5.1.1 EXTEST Instruction

The EXTEST instruction is not associated with its own Data Register chain. Instead, the EXTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the EXTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the outputs and output enables are used to drive the GPIO pads rather than the signals coming from the core. With tests that drive known values out of the controller, this instruction can be used to verify connectivity. While the EXTEST instruction is present in the Instruction Register, the Boundary Scan Data Register can be accessed to sample and shift out the current data and load new data into the Boundary Scan Data Register.

4.5.1.2 INTEST Instruction

The INTEST instruction is not associated with its own Data Register chain. Instead, the INTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the INTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the inputs are used to drive the signals going into the core rather than the signals coming from the GPIO pads. With tests that drive known values into the controller, this instruction can be used for testing. It is important to note that although the RST input pin is on the Boundary Scan Data Register chain, it is only observable.

While the INTEST instruction is present in the Instruction Register, the Boundary Scan Data Register can be accessed to sample and shift out the current data and load new data into the Boundary Scan Data Register.

4.5.1.3 SAMPLE/PRELOAD Instruction

The SAMPLE/PRELOAD instruction connects the Boundary Scan Data Register chain between TDI and TDO. This instruction samples the current state of the pad pins for observation and preloads new test data. Each GPIO pad has an associated input, output, and output enable signal. When the TAP controller enters the Capture DR state during this instruction, the input, output, and output-enable signals to each of the GPIO pads are captured. These samples are serially shifted out on TDO while the TAP controller is in the Shift DR state and can be used for observation or comparison in various tests.

While these samples of the inputs, outputs, and output enables are being shifted out of the Boundary Scan Data Register, new data is being shifted into the Boundary Scan Data Register from TDI. Once the new data has been shifted into the Boundary Scan Data Register, the data is saved in the parallel load registers when the TAP controller enters the Update DR state. This update of the parallel load register preloads data into the Boundary Scan Data Register that is associated with each input, output, and output enable. This preloaded data can be used with the EXTEST and INTEST instructions to drive data into or out of the controller. See "Boundary Scan Data Register" on page 194 for more information.

4.5.1.4 ABORT Instruction

The ABORT instruction connects the associated ABORT Data Register chain between TDI and TDO. This instruction provides read and write access to the ABORT Register of the ARM Debug Access Port (DAP). Shifting the proper data into this Data Register clears various error bits or initiates a DAP abort of a previous request. See the "ABORT Data Register" on page 195 for more information.

4.5.1.5 DPACC Instruction

The DPACC instruction connects the associated DPACC Data Register chain between TDI and TDO. This instruction provides read and write access to the DPACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to the ARM debug and status registers. See "DPACC Data Register" on page 195 for more information.

4.5.1.6 APACC Instruction

The APACC instruction connects the associated APACC Data Register chain between TDI and TDO. This instruction provides read and write access to the APACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to internal components and buses through the Debug Port. See "APACC Data Register" on page 195 for more information.

4.5.1.7 IDCODE Instruction

The IDCODE instruction connects the associated IDCODE Data Register chain between TDI and TDO. This instruction provides information on the manufacturer, part number, and version of the ARM core. This information can be used by testing equipment and debuggers to automatically configure input and output data streams. IDCODE is the default instruction loaded into the JTAG Instruction Register when a Power-On-Reset (POR) is asserted, or the Test-Logic-Reset state is entered. See "IDCODE Data Register" on page 194 for more information.

4.5.1.8 BYPASS Instruction

The BYPASS instruction connects the associated BYPASS Data Register chain between TDI and TDO. This instruction is used to create a minimum length serial path between the TDI and TDO ports. The BYPASS Data Register is a single-bit shift register. This instruction improves test efficiency by allowing components that are not needed for a specific test to be bypassed in the JTAG scan chain by loading them with the BYPASS instruction. See "BYPASS Data Register" on page 194 for more information.

4.5.2 Data Registers

The JTAG module contains six Data Registers. These serial Data Register chains include: IDCODE, BYPASS, Boundary Scan, APACC, DPACC, and ABORT and are discussed in the following sections.

4.5.2.1 IDCODE Data Register

The format for the 32-bit IDCODE Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 4-3. The standard requires that every JTAG-compliant microcontroller implement either the IDCODE instruction or the BYPASS instruction as the default instruction. The LSB of the IDCODE Data Register is defined to be a 1 to distinguish it from the BYPASS instruction, which has an LSB of 0. This definition allows auto-configuration test tools to determine which instruction is the default instruction.

The major uses of the JTAG port are for manufacturer testing of component assembly and program development and debug. To facilitate the use of auto-configuration debug tools, the IDCODE instruction outputs a value of 0x4BA0.0477. This value allows the debuggers to automatically configure themselves to work correctly with the Cortex-M3 during debug.

Figure 4-3. IDCODE Register Format



4.5.2.2 BYPASS Data Register

The format for the 1-bit BYPASS Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 4-4. The standard requires that every JTAG-compliant microcontroller implement either the BYPASS instruction or the IDCODE instruction as the default instruction. The LSB of the BYPASS Data Register is defined to be a 0 to distinguish it from the IDCODE instruction, which has an LSB of 1. This definition allows auto-configuration test tools to determine which instruction is the default instruction.

Figure 4-4. BYPASS Register Format


4.5.2.3 Boundary Scan Data Register

The format of the Boundary Scan Data Register is shown in Figure 4-5. Each GPIO pin, starting with a GPIO pin next to the JTAG port pins, is included in the Boundary Scan Data Register. Each

GPIO pin has three associated digital signals that are included in the chain. These signals are input, output, and output enable, and are arranged in that order as shown in the figure.

When the Boundary Scan Data Register is accessed with the SAMPLE/PRELOAD instruction, the input, output, and output enable from each digital pad are sampled and then shifted out of the chain to be verified. The sampling of these values occurs on the rising edge of TCK in the Capture DR state of the TAP controller. While the sampled data is being shifted out of the Boundary Scan chain in the Shift DR state of the TAP controller, new data can be preloaded into the chain for use with the EXTEST and INTEST instructions. The EXTEST instruction forces data out of the controller, and the INTEST instruction forces data into the controller.

Figure 4-5. Boundary Scan Register Format



4.5.2.4 APACC Data Register

The format for the 35-bit APACC Data Register defined by ARM is described in the *ARM® Debug Interface V5 Architecture Specification*.

4.5.2.5 DPACC Data Register

The format for the 35-bit DPACC Data Register defined by ARM is described in the *ARM® Debug Interface V5 Architecture Specification*.

4.5.2.6 ABORT Data Register

The format for the 35-bit ABORT Data Register defined by ARM is described in the *ARM® Debug Interface V5 Architecture Specification*.

5 System Control

System control configures the overall operation of the device and provides information about the device. Configurable features include reset control, NMI operation, power control, clock control, and low-power modes.

5.1 Signal Description

Table 5-1 on page 196 and Table 5-2 on page 196 list the external signals of the System Control module and describe the function of each. The NMI signal is the alternate function for the GPIO PB7 signal and functions as a GPIO after reset. PB7 is under commit protection and requires a special process to be configured as any alternate function or to subsequently return to the GPIO function, see "Commit Control" on page 429. The column in the table below titled "Pin Mux/Pin Assignment" lists the GPIO pin placement for the NMI signal. The AFSEL bit in the GPIO Alternate Function Select (GPIOAFSEL) register (page 445) should be set to choose the NMI function. The number in parentheses is the encoding that must be programmed into the PMCn field in the GPIO Port Control (GPIOPCTL) register (page 463) to assign the NMI signal to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 421. The remaining signals (with the word "fixed" in the Pin Mux/Pin Assignment column) have a fixed pin assignment and function.

Table 5-1. Signals for System Control & Clocks (100LQFP)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
NMI	89	PB7 (4)	1	TTL Non-maskable interrupt.	
osc0	48	fixed	I	Analog	Main oscillator crystal input or an external clock reference input.
OSC1	49	fixed	0	Analog Main oscillator crystal output. Leave uncon when using a single-ended clock source.	
RST	64	fixed	1	TTL	System reset input.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 5-2. Signals for System Control & Clocks (108BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
NMI	A8	PB7 (4)	1	TTL Non-maskable interrupt.	
osc0	L11	fixed	I	Analog	Main oscillator crystal input or an external clock reference input.
OSC1	M11	fixed	0	Analog Main oscillator crystal output. Leave uncon when using a single-ended clock source.	
RST	H11	fixed	1	TTL	System reset input.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

5.2 Functional Description

The System Control module provides the following capabilities:

Device identification, see "Device Identification" on page 197

- Local control, such as reset (see "Reset Control" on page 197), power (see "Power Control" on page 202) and clock control (see "Clock Control" on page 203)
- System control (Run, Sleep, and Deep-Sleep modes), see "System Control" on page 211

5.2.1 Device Identification

Several read-only registers provide software with information on the microcontroller, such as version, part number, SRAM size, Flash memory size, and other features. See the **DID0** (page 215), **DID1** (page 244), **DC0-DC9** (page 246) and **NVMSTAT** (page 265) registers.

5.2.2 Reset Control

This section discusses aspects of hardware functions during reset as well as system software requirements following the reset sequence.

5.2.2.1 Reset Sources

The LM3S9790 microcontroller has six sources of reset:

- 1. Power-on reset (POR) (see page 198).
- **2.** External reset input pin (\overline{RST}) assertion (see page 199).
- 3. Internal brown-out (BOR) detector (see page 200).
- **4.** Software-initiated reset (with the software reset registers) (see page 201).
- **5.** A watchdog timer reset condition violation (see page 201).
- 6. MOSC failure (see page 202).

Table 5-3 provides a summary of results of the various reset operations.

Table 5-3. Reset Sources

Reset Source	Core Reset?	JTAG Reset?	On-Chip Peripherals Reset? ^a
Power-On Reset	Yes	Yes	Yes
RST	Yes	Yes	Yes
Brown-Out Reset	Yes	Yes	Yes
Software System Request Reset using the SYSRESREQ bit in the APINT register.	Yes	Yes	Yes
Software System Request Reset using the VECTRESET bit in the APINT register.	Yes	Yes	No
Software Peripheral Reset	No	Yes	Yes ^b
Watchdog Reset	Yes	Yes	Yes
MOSC Failure Reset	Yes	Yes	Yes

a. Refer to "Register Reset" on page 308 for information on how reset affects the Hibernation module.

After a reset, the **Reset Cause (RESC)** register is set with the reset cause. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an internal POR

b. Programmable on a module-by-module basis using the Software Reset Control Registers.

is the cause, in which case, all the bits in the **RESC** register are cleared except for the POR indicator. A bit in the **RESC** register can be cleared by writing a 0.

At any reset that resets the core, the user has the opportunity to direct the core to execute the ROM Boot Loader or the application in Flash memory by using any GPIO signal as configured in the **Boot Configuration (BOOTCFG)** register.

At reset, the ROM is mapped over the Flash memory so that the ROM boot sequence is always executed. The boot sequence executed from ROM is as follows:

- 1. The BA bit (below) is cleared such that ROM is mapped to 0x01xx.xxxx and Flash memory is mapped to address 0x0.
- 2. The **BOOTCFG** register is read. If the EN bit is clear, the status of the specified GPIO pin is compared with the specified polarity. If the status matches the specified polarity, the ROM is mapped to address 0x0000.0000 and execution continues out of the ROM Boot Loader.
- 3. If the status doesn't match the specified polarity, the data at address 0x0000.0004 is read, and if the data at this address is 0xFFFF.FFFF, the ROM is mapped to address 0x0000.0000 and execution continues out of the ROM Boot Loader.
- **4.** If there is valid data at address 0x0000.0004, the stack pointer (**SP**) is loaded from Flash memory at address 0x0000.0000 and the program counter (**PC**) is loaded from address 0x0000.0004. The user application begins executing.

For example, if the **BOOTCFG** register is written and committed with the value of 0x0000.3C01, then PB7 is examined at reset to determine if the ROM Boot Loader should be executed. If PB7 is Low, the core unconditionally begins executing the ROM boot loader. If PB7 is High, then the application in Flash memory is executed if the reset vector at location 0x0000.0004 is not 0xFFFF.FFFF. Otherwise, the ROM boot loader is executed.

5.2.2.2 Power-On Reset (POR)

Note: The JTAG controller can only be reset by the power-on reset and the brown-out reset.

The internal Power-On Reset (POR) circuit monitors the power supply voltage (V_{DD}) and generates a reset signal to all of the internal logic including JTAG when the power supply ramp reaches a threshold value (V_{TH}). The microcontroller must be operating within the specified operating parameters when the on-chip power-on reset pulse is complete (see "Power and Brown-out Characteristics" on page 1214). For applications that require the use of an external reset signal to hold the microcontroller in reset longer than the internal POR, the $\overline{\tt RST}$ input may be used as discussed in "External $\overline{\tt RST}$ Pin" on page 199.

The Power-On Reset sequence is as follows:

- 1. The microcontroller waits for internal POR to go inactive.
- 2. The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.


The internal POR is only active on the initial power-up of the microcontroller and when the microcontroller wakes from hibernation. The Power-On Reset timing is shown in Figure 25-4 on page 1214.

5.2.2.3 External RST Pin

Note: It is recommended that the trace for the \overline{RST} signal must be kept as short as possible. Be sure to place any components connected to the \overline{RST} signal as close to the microcontroller as possible.

If the application only uses the internal POR circuit, the $\overline{\text{RST}}$ input must be connected to the power supply (V_{DD}) through an optional pull-up resistor (0 to 100K Ω) as shown in Figure 5-1 on page 199.

Figure 5-1. Basic RST Configuration




 R_{PU} = 0 to 100 k Ω

The external reset pin (RST) resets the microcontroller including the core and all the on-chip peripherals except the JTAG TAP controller (see "JTAG Interface" on page 184). The external reset sequence is as follows:

- 1. The external reset pin (\overline{RST}) is asserted for the duration specified by T_{MIN} and then de-asserted (see "Reset" on page 1217).
- 2. The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

To improve noise immunity and/or to delay reset at power up, the \overline{RST} input may be connected to an RC network as shown in Figure 5-2 on page 199.

Figure 5-2. External Circuitry to Extend Power-On Reset




 R_{PIJ} = 1 k Ω to 100 k Ω

 $C_1 = 1 \text{ nF to } 10 \mu\text{F}$

If the application requires the use of an external reset switch, Figure 5-3 on page 200 shows the proper circuitry to use.

Figure 5-3. Reset Circuit Controlled by Switch



Typical R_{PU} = 10 $k\Omega$

Typical $R_S = 470 \Omega$

 $C_1 = 10 \text{ nF}$

The R_{PLI} and C₁ components define the power-on delay.

The external reset timing is shown in Figure 25-10 on page 1218.

5.2.2.4 Brown-Out Reset (BOR)

Note: The JTAG controller can only be reset by the power-on reset and the brown-out reset.

The microcontroller provides a brown-out detection circuit that triggers if the power supply (V_{DD}) drops below a brown-out threshold voltage (V_{BTH}) . If a brown-out condition is detected, the system may generate an interrupt or a system reset. The default condition is to generate an interrupt, so BOR must be enabled. Brown-out resets are controlled with the **Power-On and Brown-Out Reset Control (PBORCTL)** register. The BORIOR bit in the **PBORCTL** register must be set for a brown-out condition to trigger a reset; if BORIOR is clear, an interrupt is generated. When a Brown-out condition occurs during a Flash PROGRAM or ERASE operation, a full system reset is always triggered without regard to the setting in the **PBORCTL** register.

The brown-out reset sequence is as follows:

- 1. When V_{DD} drops below V_{BTH}, an internal BOR condition is set.
- 2. If the BOR condition exists, an internal reset is asserted.
- The internal reset is released and the microcontroller fetches and loads the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.
- **4.** The internal BOR condition is reset after 500 μs to prevent another BOR condition from being set before software has a chance to investigate the original cause.

The result of a brown-out reset is equivalent to that of an assertion of the external $\overline{\mathtt{RST}}$ input, and the reset is held active until the proper V_{DD} level is restored. The **RESC** register can be examined in the reset interrupt handler to determine if a Brown-Out condition was the cause of the reset, thus allowing software to determine what actions are required to recover.

The internal Brown-Out Reset timing is shown in Figure 25-5 on page 1215.

5.2.2.5 Software Reset

Software can reset a specific peripheral or generate a reset to the entire microcontroller.

Peripherals can be individually reset by software via three registers that control reset signals to each on-chip peripheral (see the **SRCRn** registers, page 292). If the bit position corresponding to a peripheral is set and subsequently cleared, the peripheral is reset. The encoding of the reset registers is consistent with the encoding of the clock gating control for peripherals and on-chip functions (see "System Control" on page 211).

The entire microcontroller, including the core, can be reset by software by setting the SYSRESREQ bit in the **Application Interrupt and Reset Control (APINT)** register. The software-initiated system reset sequence is as follows:

- 1. A software microcontroller reset is initiated by setting the SYSRESREQ bit.
- 2. An internal reset is asserted.
- 3. The internal reset is deasserted and the microcontroller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The core only can be reset by software by setting the VECTRESET bit in the **APINT** register. The software-initiated core reset sequence is as follows:

- 1. A core reset is initiated by setting the VECTRESET bit.
- 2. An internal reset is asserted.
- **3.** The internal reset is deasserted and the microcontroller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The software-initiated system reset timing is shown in Figure 25-11 on page 1218.

5.2.2.6 Watchdog Timer Reset

The Watchdog Timer module's function is to prevent system hangs. The LM3S9790 microcontroller has two Watchdog Timer modules in case one watchdog clock source fails. One watchdog is run off the system clock and the other is run off the Precision Internal Oscillator (PIOSC). Each module operates in the same manner except that because the PIOSC watchdog timer module is in a different clock domain, register accesses must have a time delay between them. The watchdog timer can be configured to generate an interrupt to the microcontroller on its first time-out and to generate a reset on its second time-out.

After the watchdog's first time-out event, the 32-bit watchdog counter is reloaded with the value of the **Watchdog Timer Load (WDTLOAD)** register and resumes counting down from that value. If the timer counts down to zero again before the first time-out interrupt is cleared, and the reset signal has been enabled, the watchdog timer asserts its reset signal to the microcontroller. The watchdog timer reset sequence is as follows:

- 1. The watchdog timer times out for the second time without being serviced.
- 2. An internal reset is asserted.

3. The internal reset is released and the microcontroller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

For more information on the Watchdog Timer module, see "Watchdog Timers" on page 596.

The watchdog reset timing is shown in Figure 25-12 on page 1218.

5.2.3 Non-Maskable Interrupt

The microcontroller has three sources of non-maskable interrupt (NMI):

- The assertion of the NMI signal
- A main oscillator verification error
- The NMISET bit in the Interrupt Control and State (INTCTRL) register in the Cortex[™]-M3 (see page 149).

Software must check the cause of the interrupt in order to distinguish among the sources.

5.2.3.1 NMI Pin

The NMI signal is the alternate function for GPIO port pin PB7. The alternate function must be enabled in the GPIO for the signal to be used as an interrupt, as described in "General-Purpose Input/Outputs (GPIOs)" on page 421. Note that enabling the NMI alternate function requires the use of the GPIO lock and commit function just like the GPIO port pins associated with JTAG/SWD functionality, see page 459. The active sense of the NMI signal is High; asserting the enabled NMI signal above V_{IH} initiates the NMI interrupt sequence.

5.2.3.2 Main Oscillator Verification Failure

The LM3S9790 microcontroller provides a main oscillator verification circuit that generates an error condition if the oscillator is running too fast or too slow. If the main oscillator verification circuit is enabled and a failure occurs, a power-on reset is generated and control is transferred to the NMI handler. The NMI handler is used to address the main oscillator verification failure because the necessary code can be removed from the general reset handler, speeding up reset processing. The detection circuit is enabled by setting the CVAL bit in the **Main Oscillator Control (MOSCCTL)** register. The main oscillator verification error is indicated in the main oscillator fail status (MOSCFAIL) bit in the **Reset Cause (RESC)** register. The main oscillator verification circuit action is described in more detail in "Main Oscillator Verification Circuit" on page 210.

5.2.4 Power Control

The Stellaris® microcontroller provides an integrated LDO regulator that is used to provide power to the majority of the microcontroller's internal logic. Figure 5-4 shows the power architecture. An external regulator may be used instead of the on-chip LDO, but must meet the requirements in Table 25-24 on page 1214. Regardless of the LDO implementation, the internal LDO requires decoupling capacitors as specified in "On-Chip Low Drop-Out (LDO) Regulator Characteristics" on page 1205.

Note: VDDA must be supplied with 3.3 V, or the microcontroller does not function properly. VDDA is the supply for all of the analog circuitry on the device, including the clock circuitry.




Figure 5-4. Power Architecture

5.2.5 Clock Control

System control determines the control of clocks in this part.

5.2.5.1 Fundamental Clock Sources

There are multiple clock sources for use in the microcontroller:

- Precision Internal Oscillator (PIOSC). The precision internal oscillator is an on-chip clock source that is the clock source the microcontroller uses during and following POR. It does not require the use of any external components and provides a clock that is 16 MHz ±1% at room temperature and ±3% across temperature. The PIOSC allows for a reduced system cost in applications that require an accurate clock source. If the main oscillator is required, software must enable the main oscillator following reset and allow the main oscillator to stabilize before changing the clock reference. If the Hibernation Module clock source is a 32.768-kHz oscillator, the precision internal oscillator can be trimmed by software based on a reference clock for increased accuracy.
- Main Oscillator (MOSC). The main oscillator provides a frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSCO input pin, or an external crystal is connected across the OSCO input and OSC1 output pins. If the PLL is being used, the crystal value must be one of the supported frequencies between 3.579545 MHz to

16.384 MHz (inclusive). If the PLL is not being used, the crystal may be any one of the supported frequencies between 1 MHz to 16.384 MHz. The single-ended clock source range is from DC through the specified speed of the microcontroller. The supported crystals are listed in the \mathtt{XTAL} bit field in the **RCC** register (see page 226). Note that the MOSC provides the clock source for the USB PLL and must be connected to a crystal or an oscillator.

- Internal 30-kHz Oscillator. The internal 30-kHz oscillator provides an operational frequency of 30 kHz ± 50%. It is intended for use during Deep-Sleep power-saving modes. This power-savings mode benefits from reduced internal switching and also allows the MOSC to be powered down.
- **Hibernation Module Clock Source.** The Hibernation module can be clocked in one of two ways. The first way is a 4.194304-MHz crystal connected to the xosc0 and xosc1 pins. This clock signal is divided by 128 internally to produce the 32.768-kHz clock reference. The second way is a 32.768-kHz oscillator connected to the xosc0 pin. The 32.768-kHz oscillator can be used for the system clock, thus eliminating the need for an additional crystal or oscillator. The Hibernation module clock source is intended to provide the system with a real-time clock source and may also provide an accurate source of Deep-Sleep or Hibernate mode power savings.

The internal system clock (SysClk), is derived from any of the above sources plus two others: the output of the main internal PLL and the precision internal oscillator divided by four (4 MHz \pm 1%). The frequency of the PLL clock reference must be in the range of 3.579545 MHz to 16.384 MHz (inclusive). Table 5-4 on page 204 shows how the various clock sources can be used in a system.

Drive PLL? Clock Source Used as SysClk? Precision Internal Oscillator Yes BYPASS = 0, Yes BYPASS = 1, OSCSRC = 0x1OSCSRC = 0x1 Precision Internal Oscillator divide by 4 No Yes BYPASS = 1, OSCSRC = 0x2(4 MHz ± 1%) Main Oscillator Yes BYPASS = 0, Yes BYPASS = 1, OSCSRC = 0x0OSCSRC = 0x0Internal 30-kHz Oscillator No BYPASS = 1, OSCSRC = 0x3Yes Hibernation Module 32.768-kHz Nο Yes BYPASS = 1, OSCSRC2 = 0x7Oscillator Hibernation Module 4.194304-MHz No No Crystal

Table 5-4. Clock Source Options

5.2.5.2 Clock Configuration

The Run-Mode Clock Configuration (RCC) and Run-Mode Clock Configuration 2 (RCC2) registers provide control for the system clock. The RCC2 register is provided to extend fields that offer additional encodings over the RCC register. When used, the RCC2 register field values are used by the logic over the corresponding field in the RCC register. In particular, RCC2 provides for a larger assortment of clock configuration options. These registers control the following clock functionality:


- Source of clocks in sleep and deep-sleep modes
- System clock derived from PLL or other clock source
- Enabling/disabling of oscillators and PLL
- Clock divisors

Crystal input selection

Figure 5-5 shows the logic for the main clock tree. The peripheral blocks are driven by the system clock signal and can be individually enabled/disabled. When the PLL is enabled, the ADC clock signal is automatically divided down to 16 MHz from the PLL output for proper ADC operation.

Note: When the ADC module is in operation, the system clock must be at least 16 MHz. When the USB module is in operation, MOSC must be provided with a clock source, and the system clock must be at least 20 MHz.

Figure 5-5. Main Clock Tree



- a. Control provided by RCC register bit/field.
- b. Control provided by RCC register bit/field or RCC2 register bit/field, if overridden with RCC2 register bit USERCC2.
- c. Control provided by RCC2 register bit/field.
- d. Also may be controlled by **DSLPCLKCFG** when in deep sleep mode.
- e. Control provided by RCC register SYSDIV field, RCC2 register SYSDIV2 field if overridden with USERCC2 bit, or [SYSDIV2,SYSDIV2LSB] if both USERCC2 and DIV400 bits are set.

Note: The figure above shows all features available on all Stellaris® Tempest-class microcontrollers. Not all peripherals may be available on this device.

Using the SYSDIV and SYSDIV2 Fields

In the RCC register, the SYSDIV field specifies which divisor is used to generate the system clock from either the PLL output or the oscillator source (depending on how the BYPASS bit in this register

is configured). When using the PLL, the VCO frequency of 400 MHz is predivided by 2 before the divisor is applied. Table 5-5 shows how the SYSDIV encoding affects the system clock frequency, depending on whether the PLL is used (BYPASS=0) or another clock source is used (BYPASS=1). The divisor is equivalent to the SYSDIV encoding plus 1. For a list of possible clock sources, see Table 5-4 on page 204.

Table 5-5. Possible System Clock Frequencies Using the SYSDIV Field

SYSDIV	Divisor	Frequency (BYPASS=0)	Frequency (BYPASS=1)	StellarisWare Parameter ^a
0x0	/1	reserved	reserved Clock source frequency/2 S	
0x1	/2	reserved	Clock source frequency/2	SYSCTL_SYSDIV_2
0x2	/3	66.67 MHz	Clock source frequency/3	SYSCTL_SYSDIV_3
0x3	/4	50 MHz	Clock source frequency/4	SYSCTL_SYSDIV_4
0x4	/5	40 MHz	Clock source frequency/5	SYSCTL_SYSDIV_5
0x5	/6	33.33 MHz	Clock source frequency/6	SYSCTL_SYSDIV_6
0x6	/7	28.57 MHz	Clock source frequency/7	SYSCTL_SYSDIV_7
0x7	/8	25 MHz	Clock source frequency/8	SYSCTL_SYSDIV_8
0x8	/9	22.22 MHz	Clock source frequency/9	SYSCTL_SYSDIV_9
0x9	/10	20 MHz	Clock source frequency/10	SYSCTL_SYSDIV_10
0xA	/11	18.18 MHz	Clock source frequency/11	SYSCTL_SYSDIV_11
0xB	/12	16.67 MHz	Clock source frequency/12	SYSCTL_SYSDIV_12
0xC	/13	15.38 MHz	Clock source frequency/13	SYSCTL_SYSDIV_13
0xD	/14	14.29 MHz	Clock source frequency/14	SYSCTL_SYSDIV_14
0xE	/15	13.33 MHz	Clock source frequency/15	SYSCTL_SYSDIV_15
0xF	/16	12.5 MHz (default)	Clock source frequency/16	SYSCTL_SYSDIV_16

a. This parameter is used in functions such as SysCtlClockSet() in the Stellaris Peripheral Driver Library.

The SYSDIV2 field in the **RCC2** register is 2 bits wider than the SYSDIV field in the **RCC** register so that additional larger divisors up to /64 are possible, allowing a lower system clock frequency for improved Deep Sleep power consumption. When using the PLL, the VCO frequency of 400 MHz is predivided by 2 before the divisor is applied. The divisor is equivalent to the SYSDIV2 encoding plus 1. Table 5-6 shows how the SYSDIV2 encoding affects the system clock frequency, depending on whether the PLL is used (BYPASS2=0) or another clock source is used (BYPASS2=1). For a list of possible clock sources, see Table 5-4 on page 204.

Table 5-6. Examples of Possible System Clock Frequencies Using the SYSDIV2 Field

SYSDIV2	Divisor	Frequency (BYPASS2=0)	Frequency (BYPASS2=1)	StellarisWare Parameter ^a
0x00	/1	reserved	Clock source frequency/2	SYSCTL_SYSDIV_1b
0x01	/2	reserved	Clock source frequency/2	SYSCTL_SYSDIV_2
0x02	/3	66.67 MHz	Clock source frequency/3	SYSCTL_SYSDIV_3
0x03	/4	50 MHz	Clock source frequency/4	SYSCTL_SYSDIV_4
0x09	/5	40 MHz	Clock source frequency/5	SYSCTL_SYSDIV_5
0x09	/10	20 MHz	Clock source frequency/10	SYSCTL_SYSDIV_10

b. SYSCTL_SYSDIV_1 does not set the USESYSDIV bit. As a result, using this parameter without enabling the PLL results in the system clock having the same frequency as the clock source.

Table 5-6. Examples of Possible System Clock Frequencies Using the SYSDIV2 Field (continued)

SYSDIV2		Frequency (BYPASS2=0)	Frequency (BYPASS2=1)	StellarisWare Parameter ^a
0x3F	/64	3.125 MHz	Clock source frequency/64	SYSCTL_SYSDIV_64

a. This parameter is used in functions such as SysCtlClockSet() in the Stellaris Peripheral Driver Library.

To allow for additional frequency choices when using the PLL, the DIV400 bit is provided along with the SYSDIV2LSB bit. When the DIV400 bit is set, bit 22 becomes the LSB for SYSDIV2. In this situation, the divisor is equivalent to the (SYSDIV2 encoding with SYSDIV2LSB appended) plus one. Table 5-7 shows the frequency choices when DIV400 is set. When the DIV400 bit is clear, SYSDIV2LSB is ignored, and the system clock frequency is determined as shown in Table 5-6 on page 207.

Table 5-7. Examples of Possible System Clock Frequencies with DIV400=1

SYSDIV2	SYSDIV2LSB	Divisor	Frequency (BYPASS2=0) ^a	StellarisWare Parameter ^b
0x00	reserved	/2	reserved	-
0-04	0	/3	reserved	-
0x01	1	/4	reserved	-
0x02	0	/5	80 MHz	SYSCTL_SYSDIV_2_5
	1	/6	66.67 MHz	SYSCTL_SYSDIV_3
0x03	0	/7	reserved	-
	1	/8	50 MHz	SYSCTL_SYSDIV_4
0x04	0	/9	44.44 MHz	SYSCTL_SYSDIV_4_5
	1	/10	40 MHz	SYSCTL_SYSDIV_5
0x3F	0	/127	3.15 MHz	SYSCTL_SYSDIV_63_5
	1	/128	3.125 MHz	SYSCTL_SYSDIV_64

a. Note that DIV400 and SYSDIV2LSB are only valid when BYPASS2=0.

5.2.5.3 Precision Internal Oscillator Operation (PIOSC)

The microcontroller powers up with the PIOSC running. If another clock source is desired, the PIOSC must remain enabled as it is used for internal functions. The PIOSC can only be disabled during Deep-Sleep mode. It can be powered down by setting the IOSCDIS bit in the RCC register.

The PIOSC generates a 16-MHz clock with a $\pm 1\%$ accuracy at room temperatures. Across the extended temperature range, the accuracy is $\pm 3\%$. At the factory, the PIOSC is set to 16 MHz at room temperature, however, the frequency can be trimmed for other voltage or temperature conditions using software in one of three ways:

- Default calibration: clear the UTEN bit and set the UPDATE bit in the **Precision Internal Oscillator** Calibration (PIOSCCAL) register.
- User-defined calibration: The user can program the UT value to adjust the PIOSC frequency. As the UT value increases, the generated period increases. To commit a new UT value, first set the

b. SYSCTL_SYSDIV_1 does not set the USESYSDIV bit. As a result, using this parameter without enabling the PLL results in the system clock having the same frequency as the clock source.

b. This parameter is used in functions such as SysCtlClockSet() in the Stellaris Peripheral Driver Library.

UTEN bit, then program the UT field, and then set the UPDATE bit. The adjustment finishes within a few clock periods and is glitch free.

■ Automatic calibration using the enable 32.768-kHz oscillator from the Hibernation module: set the CAL bit; the results of the calibration are shown in the RESULT field in the **Precision Internal Oscillator Statistic (PIOSCSTAT)** register. After calibration is complete, the PIOSC is trimmed using trimmed value returned in the CT field.

5.2.5.4 Crystal Configuration for the Main Oscillator (MOSC)

The main oscillator supports the use of a select number of crystals. If the main oscillator is used by the PLL as a reference clock, the supported range of crystals is 3.579545 to 16.384 MHz, otherwise, the range of supported crystals is 1 to 16.384 MHz.

The XTAL bit in the **RCC** register (see page 226) describes the available crystal choices and default programming values.

Software configures the **RCC** register XTAL field with the crystal number. If the PLL is used in the design, the XTAL field value is internally translated to the PLL settings.

5.2.5.5 Main PLL Frequency Configuration

The main PLL is disabled by default during power-on reset and is enabled later by software if required. Software specifies the output divisor to set the system clock frequency and enables the main PLL to drive the output. The PLL operates at 400 MHz, but is divided by two prior to the application of the output divisor, unless the DIV400 bit in the **RCC2** register is set.

To configure the PIOSC to be the clock source for the main PLL, program the OSCRC2 field in the Run-Mode Clock Configuration 2 (RCC2) register to be 0x1.

If the main oscillator provides the clock reference to the main PLL, the translation provided by hardware and used to program the PLL is available for software in the **XTAL** to **PLL Translation** (**PLLCFG**) register (see page 230). The internal translation provides a translation within \pm 1% of the targeted PLL VCO frequency. Table 25-16 on page 1212 shows the actual PLL frequency and error for a given crystal choice.

The Crystal Value field (XTAL) in the **Run-Mode Clock Configuration (RCC)** register (see page 226) describes the available crystal choices and default programming of the **PLLCFG** register. Any time the XTAL field changes, the new settings are translated and the internal PLL settings are updated.

5.2.5.6 USB PLL Frequency Configuration

The USB PLL is disabled by default during power-on reset and is enabled later by software. The USB PLL must be enabled and running for proper USB function. The main oscillator is the only clock reference for the USB PLL. The USB PLL is enabled by clearing the USBPWRDN bit of the RCC2 register. The XTAL bit field (Crystal Value) of the RCC register describes the available crystal choices. The main oscillator must be connected to one of the following crystal values in order to correctly generate the USB clock: 4, 5, 6, 8, 10, 12, or 16 MHz. Only these crystals provide the necessary USB PLL VCO frequency to conform with the USB timing specifications.

5.2.5.7 PLL Modes

Both PLLs have two modes of operation: Normal and Power-Down

- Normal: The PLL multiplies the input clock reference and drives the output.
- Power-Down: Most of the PLL internal circuitry is disabled and the PLL does not drive the output.

The modes are programmed using the RCC/RCC2 register fields (see page 226 and page 233).

5.2.5.8 PLL Operation

If a PLL configuration is changed, the PLL output frequency is unstable until it reconverges (relocks) to the new setting. The time between the configuration change and relock is T_{READY} (see Table 25-15 on page 1211). During the relock time, the affected PLL is not usable as a clock reference.

Either PLL is changed by one of the following:

- Change to the XTAL value in the RCC register—writes of the same value do not cause a relock.
- Change in the PLL from Power-Down to Normal mode.

A counter clocked by the system clock is used to measure the T_{READY} requirement. If the system clock is the main oscillator and it is running off an 8.192 MHz or slower external oscillator clock, the down counter is set to 0x1200 (that is, ~600 μ s at an 8.192 MHz). If the system clock is running off the PIOSC or an external oscillator clock that is faster than 8.192 MHz, the down counter is set to 0x2400. Hardware is provided to keep the PLL from being used as a system clock until the T_{READY} condition is met after one of the two changes above. It is the user's responsibility to have a stable clock source (like the main oscillator) before the **RCC/RCC2** register is switched to use the PLL.

If the main PLL is enabled and the system clock is switched to use the PLL in one step, the system control hardware continues to clock the microcontroller from the oscillator selected by the RCC/RCC2 register until the main PLL is stable (T_{READY} time met), after which it changes to the PLL. Software can use many methods to ensure that the system is clocked from the main PLL, including periodically polling the PLLLRIS bit in the Raw Interrupt Status (RIS) register, and enabling the PLL Lock interrupt.

The USB PLL is not protected during the lock time (T_{READY}), and software should ensure that the USB PLL has locked before using the interface. Software can use many methods to ensure the T_{READY} period has passed, including periodically polling the USBPLLLRIS bit in the **Raw Interrupt Status (RIS)** register, and enabling the USB PLL Lock interrupt.

5.2.5.9 Main Oscillator Verification Circuit

The clock control includes circuitry to ensure that the main oscillator is running at the appropriate frequency. The circuit monitors the main oscillator frequency and signals if the frequency is outside of the allowable band of attached crystals.

The detection circuit is enabled using the CVAL bit in the **Main Oscillator Control (MOSCCTL)** register. If this circuit is enabled and detects an error, the following sequence is performed by the hardware:

- 1. The MOSCFAIL bit in the Reset Cause (RESC) register is set.
- 2. If the internal oscillator (PIOSC) is disabled, it is enabled.
- **3.** The system clock is switched from the main oscillator to the PIOSC.
- **4.** An internal power-on reset is initiated that lasts for 32 PIOSC periods.
- Reset is de-asserted and the processor is directed to the NMI handler during the reset sequence.

if the MOSCIM bit in the **MOSCCTL** register is set, then the following sequence is performed by the hardware:

- 1. The system clock is switched from the main oscillator to the PIOSC.
- 2. The MOFRIS bit in the RIS register is set to indicate a MOSC failure.

5.2.6 System Control

For power-savings purposes, the **RCGCn**, **SCGCn**, and **DCGCn** registers control the clock gating logic for each peripheral or block in the system while the microcontroller is in Run, Sleep, and Deep-Sleep mode, respectively. These registers are located in the System Control register map starting at offsets 0x600, 0x700, and 0x800, respectively. There must be a delay of 3 system clocks after a peripheral module clock is enabled in the **RCGC** register before any module registers are accessed.

There are four levels of operation for the microcontroller defined as:

- Run mode
- Sleep mode
- Deep-Sleep mode
- Hibernation mode

The following sections describe the different modes in detail.

Caution – If the Cortex-M3 Debug Access Port (DAP) has been enabled, and the device wakes from a low power sleep or deep-sleep mode, the core may start executing code before all clocks to peripherals have been restored to their Run mode configuration. The DAP is usually enabled by software tools accessing the JTAG or SWD interface when debugging or flash programming. If this condition occurs, a Hard Fault is triggered when software accesses a peripheral with an invalid clock.

A software delay loop can be used at the beginning of the interrupt routine that is used to wake up a system from a WFI (Wait For Interrupt) instruction. This stalls the execution of any code that accesses a peripheral register that might cause a fault. This loop can be removed for production software as the DAP is most likely not enabled during normal execution.

Because the DAP is disabled by default (power on reset), the user can also power cycle the device. The DAP is not enabled unless it is enabled through the JTAG or SWD interface.

5.2.6.1 Run Mode

In Run mode, the microcontroller actively executes code. Run mode provides normal operation of the processor and all of the peripherals that are currently enabled by the **RCGCn** registers. The system clock can be any of the available clock sources including the PLL.

5.2.6.2 Sleep Mode

In Sleep mode, the clock frequency of the active peripherals is unchanged, but the processor and the memory subsystem are not clocked and therefore no longer execute code. Sleep mode is entered by the Cortex-M3 core executing a WFI (Wait for Interrupt) instruction. Any properly configured interrupt event in the system brings the processor back into Run mode. See "Power Management" on page 113 for more details.

Peripherals are clocked that are enabled in the **SCGCn** registers when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** registers when the auto-clock gating is disabled. The system clock has the same source and frequency as that during Run mode.

5.2.6.3 Deep-Sleep Mode

In Deep-Sleep mode, the clock frequency of the active peripherals may change (depending on the Run mode clock configuration) in addition to the processor clock being stopped. An interrupt returns the microcontroller to Run mode from one of the sleep modes; the sleep modes are entered on request from the code. Deep-Sleep mode is entered by first setting the SLEEPDEEP bit in the **System Control (SYSCTRL)** register (see page 155) and then executing a WFI instruction. Any properly configured interrupt event in the system brings the processor back into Run mode. See "Power Management" on page 113 for more details.

The Cortex-M3 processor core and the memory subsystem are not clocked in Deep-Sleep mode. Peripherals are clocked that are enabled in the **DCGCn** registers when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** registers when auto-clock gating is disabled. The system clock source is specified in the **DSLPCLKCFG** register. When the **DSLPCLKCFG** register is used, the internal oscillator source is powered up, if necessary, and other clocks are powered down. If the PLL is running at the time of the WFI instruction, hardware powers the PLL down and overrides the SYSDIV field of the active **RCC/RCC2** register, to be determined by the DSDIVORIDE setting in the **DSLPCLKCFG** register, up to /16 or /64 respectively. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode before enabling the clocks that had been stopped during the Deep-Sleep duration. If the PIOSC is used as the PLL reference clock source, it may continue to provide the clock during Deep-Sleep. See page 237.

5.2.6.4 Hibernation Mode

In this mode, the power supplies are turned off to the main part of the microcontroller and only the Hibernation module's circuitry is active. An external wake event or RTC event is required to bring the microcontroller back to Run mode. The Cortex-M3 processor and peripherals outside of the Hibernation module see a normal "power on" sequence and the processor starts running code. Software can determine if the microcontroller has been restarted from Hibernate mode by inspecting the Hibernation module registers. For more information on the operation of Hibernation mode, see "Hibernation Module" on page 299.

5.3 Initialization and Configuration

The PLL is configured using direct register writes to the RCC/RCC2 register. If the RCC2 register is being used, the USERCC2 bit must be set and the appropriate RCC2 bit/field is used. The steps required to successfully change the PLL-based system clock are:

- 1. Bypass the PLL and system clock divider by setting the BYPASS bit and clearing the USESYS bit in the RCC register, thereby configuring the microcontroller to run off a "raw" clock source and allowing for the new PLL configuration to be validated before switching the system clock to the PLL.
- 2. Select the crystal value (XTAL) and oscillator source (OSCSRC), and clear the PWRDN bit in RCC/RCC2. Setting the XTAL field automatically pulls valid PLL configuration data for the appropriate crystal, and clearing the PWRDN bit powers and enables the PLL and its output.
- 3. Select the desired system divider (SYSDIV) in RCC/RCC2 and set the USESYS bit in RCC. The SYSDIV field determines the system frequency for the microcontroller.
- 4. Wait for the PLL to lock by polling the PLLLRIS bit in the Raw Interrupt Status (RIS) register.
- 5. Enable use of the PLL by clearing the BYPASS bit in RCC/RCC2.

5.4 Register Map

Table 5-8 on page 213 lists the System Control registers, grouped by function. The offset listed is a hexadecimal increment to the register's address, relative to the System Control base address of 0x400F.E000.

Note: Spaces in the System Control register space that are not used are reserved for future or internal use. Software should not modify any reserved memory address.

Additional Flash and ROM registers defined in the System Control register space are described in the "Internal Memory" on page 327.

Table 5-8. System Control Register Map

Offset	Name	Type	Reset	Description	See page
0x000	DID0	RO	-	Device Identification 0	215
0x004	DID1	RO	-	Device Identification 1	244
0x008	DC0	RO	0x00FF.003F	Device Capabilities 0	246
0x010	DC1	RO	-	Device Capabilities 1	247
0x014	DC2	RO	0x570F.5037	Device Capabilities 2	249
0x018	DC3	RO	0xBFFF.7FC0	Device Capabilities 3	251
0x01C	DC4	RO	0x5004.F1FF	Device Capabilities 4	253
0x020	DC5	RO	0x0000.0000	Device Capabilities 5	255
0x024	DC6	RO	0x0000.0013	Device Capabilities 6	256
0x028	DC7	RO	0xFFFF.FFFF	Device Capabilities 7	257
0x02C	DC8	RO	0xFFFF.FFFF	Device Capabilities 8 ADC Channels	261
0x030	PBORCTL	R/W	0x0000.7FFD	Brown-Out Reset Control	217
0x040	SRCR0	R/W	0x00000000	Software Reset Control 0	292
0x044	SRCR1	R/W	0x00000000	Software Reset Control 1	294
0x048	SRCR2	R/W	0x00000000	Software Reset Control 2	297
0x050	RIS	RO	0x0000.0000	Raw Interrupt Status	218
0x054	IMC	R/W	0x0000.0000	Interrupt Mask Control	220
0x058	MISC	R/W1C	0x0000.0000	Masked Interrupt Status and Clear	222
0x05C	RESC	R/W	-	Reset Cause	224
0x060	RCC	R/W	0x0780.3AD1	Run-Mode Clock Configuration	226
0x064	PLLCFG	RO	-	XTAL to PLL Translation	230
0x06C	GPIOHBCTL	R/W	0x0000.0000	GPIO High-Performance Bus Control	231
0x070	RCC2	R/W	0x07C0.6810	Run-Mode Clock Configuration 2	233
0x07C	MOSCCTL	R/W	0x0000.0000	Main Oscillator Control	236
0x100	RCGC0	R/W	0x00000040	Run Mode Clock Gating Control Register 0	266

Table 5-8. System Control Register Map (continued)

Offset	Name	Type	Reset	Description	See page
0x104	RCGC1	R/W	0x00000000	Run Mode Clock Gating Control Register 1	274
0x108	RCGC2	R/W	0x00000000	Run Mode Clock Gating Control Register 2	283
0x110	SCGC0	R/W	0x00000040	Sleep Mode Clock Gating Control Register 0	269
0x114	SCGC1	R/W	0x00000000	Sleep Mode Clock Gating Control Register 1	277
0x118	SCGC2	R/W	0x00000000	Sleep Mode Clock Gating Control Register 2	286
0x120	DCGC0	R/W	0x00000040	Deep Sleep Mode Clock Gating Control Register 0	272
0x124	DCGC1	R/W	0x00000000	Deep-Sleep Mode Clock Gating Control Register 1	280
0x128	DCGC2	R/W	0x00000000	Deep Sleep Mode Clock Gating Control Register 2	289
0x144	DSLPCLKCFG	R/W	0x0780.0000	Deep Sleep Clock Configuration	237
0x150	PIOSCCAL	R/W	0x0000.0000	Precision Internal Oscillator Calibration	239
0x154	PIOSCSTAT	RO	0x0000.0040	Precision Internal Oscillator Statistics	241
0x170	I2SMCLKCFG	R/W	0x0000.0000	I2S MCLK Configuration	242
0x190	DC9	RO	0x00FF.00FF	Device Capabilities 9 ADC Digital Comparators	263
0x1A0	NVMSTAT	RO	0x0000.0001	Non-Volatile Memory Information	265

5.5 Register Descriptions

All addresses given are relative to the System Control base address of 0x400F.E000.

Register 1: Device Identification 0 (DID0), offset 0x000

Reset

This register identifies the version of the microcontroller. Each microcontroller is uniquely identified by the combined values of the CLASS field in the **DID0** register and the PARTNO field in the **DID1** register.


Device Identification 0 (DID0)

Name

Type

Base 0x400F.E000 Offset 0x000 Type RO, reset -

Bit/Field



Description

DIVI ICIU	INAIIIC	Type	Nesei	Description
31	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
30:28	VER	RO	0x1	DID0 Version This field defines the DID0 register format version. The version number is numeric. The value of the VER field is encoded as follows (all other encodings are reserved): Value Description
				0x1 Second version of the DID0 register format.
27:24	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:16	CLASS	RO	0x04	Device Class

The CLASS field value identifies the internal design from which all mask sets are generated for all microcontrollers in a particular product line. The CLASS field value is changed for new product lines, for changes in fab process (for example, a remap or shrink), or any case where the MAJOR OR MINOR fields require differentiation from prior microcontrollers. The value of the CLASS field is encoded as follows (all other encodings are reserved):

Value Description

0x04 Stellaris® Tempest-class microcontrollers

Bit/Field	Name	Туре	Reset	Description
15:8	MAJOR	RO	-	Major Revision This field specifies the major revision number of the microcontroller. The major revision reflects changes to base layers of the design. The major revision number is indicated in the part number as a letter (A for first revision, B for second, and so on). This field is encoded as follows:
				Value Description
				0x0 Revision A (initial device)
				0x1 Revision B (first base layer revision)
				0x2 Revision C (second base layer revision)
				and so on.
7:0	MINOR	RO	-	Minor Revision This field specifies the minor revision number of the microcontroller. The minor revision reflects changes to the metal layers of the design. The MINOR field value is reset when the MAJOR field is changed. This field is numeric and is encoded as follows:
				Value Description
				0x0 Initial device, or a major revision update.
				0x1 First metal layer change.
				0x2 Second metal layer change.
				and so on.


Register 2: Brown-Out Reset Control (PBORCTL), offset 0x030

This register is responsible for controlling reset conditions after initial power-on reset.

Brown-Out Reset Control (PBORCTL)

Base 0x400F.E000

Offset 0x030 Type R/W, reset 0x0000.7FFD



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	BORIOR	R/W	0	BOR Interrupt or Reset
				Value Description
				O A Brown Out Event causes an interrupt to be generated to the interrupt controller.
				1 A Brown Out Event causes a reset of the microcontroller.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 3: Raw Interrupt Status (RIS), offset 0x050

This register indicates the status for system control raw interrupts. An interrupt is sent to the interrupt controller if the corresponding bit in the **Interrupt Mask Control (IMC)** register is set. Writing a 1 to the corresponding bit in the **Masked Interrupt Status and Clear (MISC)** register clears an interrupt status bit.

Raw Interrupt Status (RIS)

Base 0x400F.E000


6

PLLLRIS

RO

0

Offset 0x050 Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:9	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	MOSCPUPRIS	RO	0	MOSC Power Up Raw Interrupt Status
				Value Description
				Sufficient time has passed for the MOSC to reach the expected frequency. The value for this power-up time is indicated by $T_{ ext{MOSC_SETTLE}}$.
				O Sufficient time has not passed for the MOSC to reach the expected frequency.
				This bit is cleared by writing a 1 to the MOSCPUPMIS bit in the MISC register.
7	USBPLLLRIS	RO	0	USB PLL Lock Raw Interrupt Status
				Value Description
				The USB PLL timer has reached T _{READY} indicating that sufficient time has passed for the USB PLL to lock.
				0 The USB PLL timer has not reached T _{READY} .
				This bit is cleared by writing a 1 to the <code>USBPLLLMIS</code> bit in the MISC register.

Value Description

PLL Lock Raw Interrupt Status

- 1 The PLL timer has reached T_{READY} indicating that sufficient time has passed for the PLL to lock.
- 0 The PLL timer has not reached T_{READY} .

This bit is cleared by writing a 1 to the PLLLMIS bit in the MISC register.

Bit/Field	Name	Туре	Reset	Description
5:2	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	BORRIS	RO	0	Brown-Out Reset Raw Interrupt Status
				Value Description 1 A brown-out condition is currently active. 0 A brown-out condition is not currently active.
				Note the BORIOR bit in the PBORCTL register must be cleared to cause an interrupt due to a Brown Out Event.
				This bit is cleared by writing a 1 to the BORMIS bit in the MISC register.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 4: Interrupt Mask Control (IMC), offset 0x054

This register contains the mask bits for system control raw interrupts. A raw interrupt, indicated by a bit being set in the Raw Interrupt Status (RIS) register, is sent to the interrupt controller if the corresponding bit in this register is set.

Interrupt Mask Control (IMC)

Base 0x400F.E000 Offset 0x054 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	15		. 13			10										
			•	reserved	'			MOSCPUPIM	USBPLLLIM	PLLLIM	'	rese	rved I		BORIM	reserved
Type •	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	R/W	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:9	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	MOSCPUPIM	R/W	0	MOSC Power Up Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the MOSCPUPRIS bit in the RIS register is set.
				O The MOSCPUPRIS interrupt is suppressed and not sent to the interrupt controller.
7	USBPLLLIM	R/W	0	USB PLL Lock Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the USBPLLLRIS bit in the RIS register is set.
				O The USBPLLLRIS interrupt is suppressed and not sent to the interrupt controller.
6	PLLLIM	R/W	0	PLL Lock Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the PLLLRIS bit in the RIS register is set.
				O The PLLLRIS interrupt is suppressed and not sent to the interrupt controller.
5:2	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
1	BORIM	R/W	0	Brown-Out Reset Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the BORRIS bit in the RIS register is set.
				O The BORRIS interrupt is suppressed and not sent to the interrupt controller.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

March 19, 2011 221


Register 5: Masked Interrupt Status and Clear (MISC), offset 0x058

On a read, this register gives the current masked status value of the corresponding interrupt in the **Raw Interrupt Status (RIS)** register. All of the bits are R/W1C, thus writing a 1 to a bit clears the corresponding raw interrupt bit in the **RIS** register (see page 218).

Masked Interrupt Status and Clear (MISC)

Base 0x400F.E000 Offset 0x058

Type R/W1C, reset 0x0000.0000



Bit/Field	d Name	Type	Reset	Description
31:9	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	MOSCPUPMIS	R/W1C	0	MOSC Power Up Masked Interrupt Status

Value Description

When read, a 1 indicates that an unmasked interrupt was signaled because sufficient time has passed for the MOSC PLL to lock.

Writing a 1 to this bit clears it and also the ${\tt MOSCPUPRIS}$ bit in the RIS register.

When read, a 0 indicates that sufficient time has not passed for the MOSC PLL to lock.

A write of 0 has no effect on the state of this bit.

7 USBPLLLMIS R/W1C 0 USB PLL Lock Masked Interrupt Status

Value Description

1 When read, a 1 indicates that an unmasked interrupt was signaled because sufficient time has passed for the USB PLL to lock.

Writing a 1 to this bit clears it and also the ${\tt USBPLLLRIS}$ bit in the RIS register.

When read, a 0 indicates that sufficient time has not passed for the USB PLL to lock.

A write of 0 has no effect on the state of this bit.

Bit/Field	Name	Туре	Reset	Description
6	PLLLMIS	R/W1C	0	PLL Lock Masked Interrupt Status
				Value Description
				When read, a 1 indicates that an unmasked interrupt was signaled because sufficient time has passed for the PLL to lock. Writing a 1 to this bit clears it and also the PLLLRIS bit in the RIS register.
				When read, a 0 indicates that sufficient time has not passed for the PLL to lock.
				A write of 0 has no effect on the state of this bit.
5:2	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	BORMIS	R/W1C	0	BOR Masked Interrupt Status
				Value Description
				When read, a 1 indicates that an unmasked interrupt was signaled because of a brown-out condition. Writing a 1 to this bit clears it and also the BORRIS bit in the RIS register.
				When read, a 0 indicates that a brown-out condition has not occurred.
				A write of 0 has no effect on the state of this bit.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 6: Reset Cause (RESC), offset 0x05C

This register is set with the reset cause after reset. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an power-on reset is the cause, in which case, all bits other than POR in the **RESC** register are cleared.


Reset Cause (RESC)

Base 0x400F.E000 Offset 0x05C Type R/W, reset -

5

WDT1

R/W



Bit/Field	Name	Туре	Reset	Description
31:17	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	MOSCFAIL	R/W	-	MOSC Failure Reset
				Value Description
				When read, this bit indicates that the MOSC circuit was enabled for clock validation and failed, generating a reset event.
				 When read, this bit indicates that a MOSC failure has not generated a reset since the previous power-on reset. Writing a 0 to this bit clears it.
15:6	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Value Description

Watchdog Timer 1 Reset

- 1 When read, this bit indicates that Watchdog Timer 1 timed out and generated a reset.
- When read, this bit indicates that Watchdog Timer 1 has not generated a reset since the previous power-on reset.
 Writing a 0 to this bit clears it.

Bit/Field	Name	Туре	Reset	Description
4	SW	R/W	-	Software Reset
				Value Description
				When read, this bit indicates that a software reset has caused a reset event.
				 When read, this bit indicates that a software reset has not generated a reset since the previous power-on reset. Writing a 0 to this bit clears it.
3	WDT0	R/W	-	Watchdog Timer 0 Reset
				Value Description
				When read, this bit indicates that Watchdog Timer 0 timed out and generated a reset.
				When read, this bit indicates that Watchdog Timer 0 has not generated a reset since the previous power-on reset. Writing a 0 to this bit clears it.
2	BOR	R/W	-	Brown-Out Reset
				Value Description
				When read, this bit indicates that a brown-out reset has caused a reset event.
				 When read, this bit indicates that a brown-out reset has not generated a reset since the previous power-on reset. Writing a 0 to this bit clears it.
1	POR	R/W	-	Power-On Reset
				Value Description
				When read, this bit indicates that a power-on reset has caused a reset event.
				When read, this bit indicates that a power-on reset has not generated a reset.Writing a 0 to this bit clears it.
0	EXT	R/W	-	External Reset
				Value Description
				When read, this bit indicates that an external reset (RST assertion) has caused a reset event.
				When read, this bit indicates that an external reset (RST assertion) has not caused a reset event since the previous power-on reset. Writing a 0 to this bit clears it.


Register 7: Run-Mode Clock Configuration (RCC), offset 0x060

The bits in this register configure the system clock and oscillators.

Run-Mode Clock Configuration (RCC)

Base 0x400F.E000 Offset 0x060

Type R/W, reset 0x0780.3AD1



Bit/Field	Name	Туре	Reset	Description
31:28	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

27 ACG R/W 0 Auto Clock Gating

This bit specifies whether the system uses the Sleep-Mode Clock Gating Control (SCGCn) registers and Deep-Sleep-Mode Clock Gating Control (DCGCn) registers if the microcontroller enters a Sleep or Deep-Sleep mode (respectively).

Value Description

- The SCGCn or DCGCn registers are used to control the clocks distributed to the peripherals when the microcontroller is in a sleep mode. The SCGCn and DCGCn registers allow unused peripherals to consume less power when the microcontroller is in a sleep mode.
- 0 The Run-Mode Clock Gating Control (RCGCn) registers are used when the microcontroller enters a sleep mode.

The RCGCn registers are always used to control the clocks in Run mode.

26:23 **SYSDIV** R/W 0xF System Clock Divisor

Specifies which divisor is used to generate the system clock from either the PLL output or the oscillator source (depending on how the BYPASS bit in this register is configured). See Table 5-5 on page 207 for bit encodings.

If the SYSDIV value is less than MINSYSDIV (see page 247), and the PLL is being used, then the MINSYSDIV value is used as the divisor. If the PLL is not being used, the SYSDIV value can be less than MINSYSDIV.

Bit/Field	Name	Туре	Reset	Description
22	USESYSDIV	R/W	0	Enable System Clock Divider
				Value Description The system clock divider is the source for the system clock. The system clock divider is forced to be used when the PLL is selected as the source. If the USERCC2 bit in the RCC2 register is set, then the SYSDIV2 field in the RCC2 register is used as the system clock divider rather than the SYSDIV field in this register. The system clock is used undivided.
				0 The system clock is used undivided.
21:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	PWRDN	R/W	1	PLL Power Down
				Value Description
				1 The PLL is powered down. Care must be taken to ensure that another clock source is functioning and that the BYPASS bit is set before setting this bit.
				0 The PLL is operating normally.
12	reserved	RO	1	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	BYPASS	R/W	1	PLL Bypass
				Value Description
				The system clock is derived from the OSC source and divided by the divisor specified by SYSDIV.
				The system clock is the PLL output clock divided by the divisor specified by SYSDIV.
				See Table 5-5 on page 207 for programming guidelines.

Note: The ADC must be clocked from the PLL or directly from a 16-MHz clock source to operate properly.

Bit/Field	Name	Туре	Reset	Description
10:6	XTAL	R/W	0x0B	Crystal Value

This field specifies the crystal value attached to the main oscillator. The encoding for this field is provided below. Depending on the crystal used, the PLL frequency may not be exactly 400 MHz, see Table 25-16 on page 1212 for more information.

Frequencies that may be used with the USB interface are indicated in the table. To function within the clocking requirements of the USB specification, a crystal of 4, 5, 6, 8, 10, 12, or 16 MHz must be used.

Value	Crystal Frequency (MHz) Not Using the PLL	Crystal Frequency (MHz) Using the PLL				
0x00	1.000 MHz	reserved				
0x01	1.8432 MHz	reserved				
0x02	2.000 MHz	reserved				
0x03	2.4576 MHz	reserved				
0x04	3.5795	45 MHz				
0x05	3.686	4 MHz				
0x06	4 MHz	(USB)				
0x07	4.096	6 MHz				
80x0	4.915	2 MHz				
0x09	5 MHz (USB)					
0x0A	5.12 MHz					
0x0B	6 MHz (rese	t value)(USB)				
0x0C	6.144	MHz				
0x0D	7.372	8 MHz				
0x0E	8 MHz	(USB)				
0x0F	8.192	2 MHz				
0x10	10.0 MF	łz (USB)				
0x11	12.0 MH	łz (USB)				
0x12	12.28	8 MHz				
0x13	13.56	3 MHz				
0x14	14.318	18 MHz				
0x15	16.0 MF	łz (USB)				
0x16	16.38	4 MHz				

Bit/Field	Name	Туре	Reset	Description
5:4	OSCSRC	R/W	0x1	Oscillator Source Selects the input source for the OSC. The values are:
				Value Input Source
				0x0 MOSC
				Main oscillator
				0x1 PIOSC
				Precision internal oscillator (default)
				0x2 PIOSC/4
				Precision internal oscillator / 4
				0x3 30 kHz
				30-kHz internal oscillator
				For additional oscillator sources, see the RCC2 register.
3:2	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	IOSCDIS	R/W	0	Precision Internal Oscillator Disable
				Value Description
				1 The precision internal oscillator (PIOSC) is disabled.
				0 The precision internal oscillator is enabled.
0	MOSCDIS	R/W	1	Main Oscillator Disable
				Value Description
				The main oscillator is disabled (default).
				0 The main oscillator is enabled.

Register 8: XTAL to PLL Translation (PLLCFG), offset 0x064


This register provides a means of translating external crystal frequencies into the appropriate PLL settings. This register is initialized during the reset sequence and updated anytime that the XTAL field changes in the **Run-Mode Clock Configuration (RCC)** register (see page 226).

The PLL frequency is calculated using the PLLCFG field values, as follows:

PLLFreq = OSCFreq * F / (R + 1)

XTAL to PLL Translation (PLLCFG)

Base 0x400F.E000 Offset 0x064 Type RO, reset -



Bit/Field	Name	Type	Reset	Description
31:14	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13:5	F	RO	-	PLL F Value This field specifies the value supplied to the PLL's F input.
4:0	R	RO	-	PLL R Value This field specifies the value supplied to the PLL's R input.


Register 9: GPIO High-Performance Bus Control (GPIOHBCTL), offset 0x06C

This register controls which internal bus is used to access each GPIO port. When a bit is clear, the corresponding GPIO port is accessed across the legacy Advanced Peripheral Bus (APB) bus and through the APB memory aperture. When a bit is set, the corresponding port is accessed across the Advanced High-Performance Bus (AHB) bus and through the AHB memory aperture. Each GPIO port can be individually configured to use AHB or APB, but may be accessed only through one aperture. The AHB bus provides better back-to-back access performance than the APB bus. The address aperture in the memory map changes for the ports that are enabled for AHB access (see Table 9-7 on page 432).

GPIO High-Performance Bus Control (GPIOHBCTL)

Base 0x400F.E000 Offset 0x06C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:9	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	PORTJ	R/W	0	Port J Advanced High-Performance Bus This bit defines the memory aperture for Port J. Value Description 1 Advanced High-Performance Bus (AHB) 0 Advanced Peripheral Bus (APB). This bus is the legacy bus.
7	PORTH	R/W	0	Port H Advanced High-Performance Bus This bit defines the memory aperture for Port H. Value Description 1 Advanced High-Performance Bus (AHB) 0 Advanced Peripheral Bus (APB). This bus is the legacy bus.
6	PORTG	R/W	0	Port G Advanced High-Performance Bus This bit defines the memory aperture for Port G. Value Description

0

Advanced High-Performance Bus (AHB)

Advanced Peripheral Bus (APB). This bus is the legacy bus.

Bit/Field	Name	Туре	Reset	Description
5	PORTF	R/W	0	Port F Advanced High-Performance Bus This bit defines the memory aperture for Port F.
				Value Description
				1 Advanced High-Performance Bus (AHB)
				0 Advanced Peripheral Bus (APB). This bus is the legacy bus.
4	PORTE	R/W	0	Port E Advanced High-Performance Bus This bit defines the memory aperture for Port E.
				Value Description
				Advanced High-Performance Bus (AHB)
				0 Advanced Peripheral Bus (APB). This bus is the legacy bus.
3	PORTD	R/W	0	Port D Advanced High-Performance Bus This bit defines the memory aperture for Port D.
				Value Description
				Advanced High-Performance Bus (AHB)
				0 Advanced Peripheral Bus (APB). This bus is the legacy bus.
2	PORTC	R/W	0	Port C Advanced High-Performance Bus This bit defines the memory aperture for Port C.
				Value Description
				Advanced High-Performance Bus (AHB)
				O Advanced Peripheral Bus (APB). This bus is the legacy bus.
1	PORTB	R/W	0	Port B Advanced High-Performance Bus This bit defines the memory aperture for Port B.
				Value Description
				1 Advanced High-Performance Bus (AHB)
				0 Advanced Peripheral Bus (APB). This bus is the legacy bus.
0	PORTA	R/W	0	Port A Advanced High-Performance Bus This bit defines the memory aperture for Port A.
				Value Description
				1 Advanced High-Performance Bus (AHB)
				0 Advanced Peripheral Bus (APB). This bus is the legacy bus.

Register 10: Run-Mode Clock Configuration 2 (RCC2), offset 0x070

This register overrides the RCC equivalent register fields, as shown in Table 5-9, when the USERCC2 bit is set, allowing the extended capabilities of the RCC2 register to be used while also providing a means to be backward-compatible to previous parts. Each RCC2 field that supersedes an RCC field is located at the same LSB bit position; however, some RCC2 fields are larger than the corresponding RCC field.

Table 5-9. RCC2 Fields that Override RCC Fields

RCC2 Field	Overrides RCC Field
SYSDIV2, bits[28:23]	SYSDIV, bits[26:23]
PWRDN2, bit[13]	PWRDN, bit[13]
BYPASS2, bit[11]	BYPASS, bit[11]
OSCSRC2, bits[6:4]	OSCSRC, bits[5:4]


Run-Mode Clock Configuration 2 (RCC2)

Base 0x400F.E000 Offset 0x070

29

reserved

Type R/W, reset 0x07C0.6810



Bit/Field	Name	Type	Reset	Description
31	USERCC2	R/W	0	Use RCC2

RO

0x0

Value Description

- 1 The RCC2 register fields override the RCC register fields.
- 0 The RCC register fields are used, and the fields in RCC2 are ignored.
- **DIV400** R/W 30 0 Divide PLL as 400 MHz vs. 200 MHz This bit, along with the SYSDIV2LSB bit, allows additional frequency choices.

Value Description

- Append the SYSDIV2LSB bit to the SYSDIV2 field to create a 7 bit divisor using the 400 MHz PLL output, see Table 5-7 on page 208.
- 0 Use SYSDIV2 as is and apply to 200 MHz predivided PLL output. See Table 5-6 on page 207 for programming guidelines.

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
28:23	SYSDIV2	R/W	0x0F	System Clock Divisor 2 Specifies which divisor is used to generate the system clock from either the PLL output or the oscillator source (depending on how the BYPASS2 bit is configured). SYSDIV2 is used for the divisor when both the USESYSDIV bit in the RCC register and the USERCC2 bit in this register are set. See Table 5-6 on page 207 for programming guidelines.
22	SYSDIV2LSB	R/W	1	Additional LSB for SYSDIV2 When DIV400 is set, this bit becomes the LSB of SYSDIV2. If DIV400 is clear, this bit is not used. See Table 5-6 on page 207 for programming guidelines. This bit can only be set or cleared when DIV400 is set.
21:15	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	USBPWRDN	R/W	1	Power-Down USB PLL
				Value Description
				1 The USB PLL is powered down.
				0 The USB PLL operates normally.
13	PWRDN2	R/W	1	Power-Down PLL 2
				Value Description
				1 The PLL is powered down.
				0 The PLL operates normally.
12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	BYPASS2	R/W	1	PLL Bypass 2
				Value Description
				The system clock is derived from the OSC source and divided by the divisor specified by SYSDIV2.
				The system clock is the PLL output clock divided by the divisor specified by SYSDIV2.
				See Table 5-6 on page 207 for programming guidelines.
				Note: The ADC must be clocked from the PLL or directly from a 16-MHz clock source to operate properly.
10:7	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Type	Reset	Description
6:4	OSCSRC2	R/W	0x1	Oscillator Source 2 Selects the input source for the OSC. The values are:
				Value Description 0x0 MOSC Main oscillator 0x1 PIOSC Precision internal oscillator 0x2 PIOSC/4 Precision internal oscillator / 4 0x3 30 kHz 30-kHz internal oscillator 0x4-0x6 Reserved
				0x7 32.768 kHz 32.768-kHz external oscillator
3:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


Register 11: Main Oscillator Control (MOSCCTL), offset 0x07C

This register provides the ability to enable the MOSC clock verification circuit. When enabled, this circuit monitors the frequency of the MOSC to verify that the oscillator is operating within specified limits. If the clock goes invalid after being enabled, the microcontroller issues a power-on reset and reboots to the NMI handler.

Main Oscillator Control (MOSCCTL)

Base 0x400F.E000

Offset 0x07C Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	CVAL	R/W	0	Clock Validation for MOSC

Value Description

- 1 The MOSC monitor circuit is enabled.
- 0 The MOSC monitor circuit is disabled.

Register 12: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144

This register provides configuration information for the hardware control of Deep Sleep Mode.

Deep Sleep Clock Configuration (DSLPCLKCFG)

DSDIVORIDE

reserved

R/W

RO


0x0F

Base 0x400F.E000 Offset 0x144

28:23

22:7

Type R/W, reset 0x0780.0000



Bit/Field	Name	Type	Reset	Description
31:29	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Divider Field Override

If Deep-Sleep mode is enabled when the PLL is running, the PLL is disabled. This 6-bit field contains a system divider field that overrides the SYSDIV field in the RCC register or the SYSDIV2 field in the RCC2 register during Deep Sleep. This divider is applied to the source selected by the DSOSCSRC field.

Value Description

0x0 /1

0x1 /2

0x2 /3

0x3 /4

... ...

0x3F /64

Ox000 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
6:4	DSOSCSRC	R/W	0x0	Clock Source Specifies the clock source during Deep-Sleep mode.
				Value Description
				0x0 MOSC
				Use the main oscillator as the source.
				Note: If the PIOSC is being used as the clock reference for the PLL, the PIOSC is the clock source instead of MOSC in Deep-Sleep mode.
				0x1 PIOSC
				Use the precision internal 16-MHz oscillator as the source.
				0x2 Reserved
				0x3 30 kHz
				Use the 30-kHz internal oscillator as the source.
				0x4-0x6 Reserved
				0x7 32.768 kHz
				Use the Hibernation module 32.768-kHz external oscillator as the source.
3:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 13: Precision Internal Oscillator Calibration (PIOSCCAL), offset 0x150

This register provides the ability to update or recalibrate the precision internal oscillator. Note that a 32.768-kHz oscillator must be used as the Hibernation module clock source for the user to be able to calibrate the PIOSC.

Precision Internal Oscillator Calibration (PIOSCCAL)

Base 0x400F.E000

Offset 0x150 Type R/W, reset 0x0000.0000

1,700	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	UTEN				ľ		1		reserved							
Type Reset	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	rese	rved	1		CAL	UPDATE	reserved				UT	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ne	Тур	ре	Reset	Des	cription							
	31		UTE	N	R/	W	0	Use	User Tr	im Value						
								Valu	ue Desc	ription						
								1		rim value operation	_	6:0] of this	s registe	r are used	d for any	update
								0	The f	actory ca	libration	value is	used for	an updat	e trim op	eration.
30:10 reserved RO 0x0000 Software should not rely on th compatibility with future produpreserved across a read-modi									ucts, the	value of	a reserv	•				
	9		CAI	L	R/\	W	0	Star	t Calibra	ition						
								Valu	ue Desc	ription						
								1	PIOS is act over	CSTAT i	egister. PIOSC previou	The resu after the s update	lting trim calibrati	Results value fro on compl eration w	m the op etes. Th	eration e result
								0	No a	ction.						
								This	bit is au	ito-cleare	ed after i	t is set.				
	8		UPDA	TE	R/\	W	0	Upd	ate Trim							
								Valu	ue Desc	ription						
								1		ates the l				UT bit o	r the DT	bit in
								0	No a	ction.						
								This	bit is au	ito-cleare	ed after t	he upda	te.			
	7		reserv	/ed	R)	0	com	patibility		ıre prodi	ucts, the	value of	erved bit a reserv on.		


Bit/Field	Name	Type	Reset	Description
6:0	UT	R/W	0x0	User Trim Value User trim value that can be loaded into the PIOSC. Refer to "Main PLL Frequency Configuration" on page 209 for more information on calibrating the PIOSC.

Register 14: Precision Internal Oscillator Statistics (PIOSCSTAT), offset 0x154

This register provides the user information on the PIOSC calibration. Note that a 32.768-kHz oscillator must be used as the Hibernation module clock source for the user to be able to calibrate the PIOSC.

Precision Internal Oscillator Statistics (PIOSCSTAT)

Base 0x400F.E000 Offset 0x154 Type RO, reset 0x0000.0040



Bit/Field	Name	Type	Reset	Description
31:23	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
22:16	DT	RO	-	Default Trim Value This field contains the default trim value. This value is loaded into the PIOSC after every full power-up.
15:10	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9:8	RESULT	RO	0	Calibration Result
				Value Description 0x0 Calibration has not been attempted. 0x1 The last calibration operation completed to meet 1% accuracy. 0x2 The last calibration operation failed to meet 1% accuracy. 0x3 Reserved
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:0	СТ	RO	0x40	Calibration Trim Value This field contains the trim value from the last calibration operation. After factory calibration \mathtt{CT} and \mathtt{DT} are the same.

March 19, 2011 241

Register 15: I²S MCLK Configuration (I2SMCLKCFG), offset 0x170

This register configures the receive and transmit fractional clock dividers for the for the I^2S master transmit and receive clocks (I2S0TXMCLK and I2S0RXMCLK). Varying the integer and fractional inputs for the clocks allows greater accuracy in hitting the target I^2S clock frequencies. Refer to "Clock Control" on page 844 for combinations of the TXI and TXF bits and the RXI and RXF bits that provide MCLK frequencies within acceptable error limits.

I2S MCLK Configuration (I2SMCLKCFG)

Base 0x400F.E000 Offset 0x170

Type R/W, reset 0x0000.0000

Type	R/W, res	et 0x0000	.0000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	RXEN	reserved		ı		1	R	XI		ı	1	1		R)	KF		
Type Reset	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	TXEN	reserved		ı	1 I	1	т.	I XI	1	ı	1	1		T	(F		
Type Reset	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
E	Bit/Field		Nan	ne	Ту	pe	Reset	Des	cription								
	31		RXE	N	R	W	0	RX	Clock Er	nable							
								Val	ue Desc	ription							
								1	The	l ² S recei	ive clock	generat	or is ena	abled.			
								0				generat					
									If the regis	RXSLV	bit in the	I ² S Mo	dule Co	nfigurati must be			
	30		reser	vod.		0	0	So#	wara ah	auld not	roly on t	ho valuo	of a roo	anyad hit	To prov	ido.	
	30		iesei	veu	N	.0	U	com	patibility	with fut	ure prod		value of	served bit. To provide if a reserved bit should be ion.			
	29:20		RX	I	R	W	0x0		Clock Int	•		r input fo	or the rec	ceive cloc	ck gener	ator.	
	19:16		RX	F	R	W	0x0		Clock Fr		•	nal input	for the r	eceive c	lock gen	erator.	
	15		TXE	.N	R	W	0	TX	Clock En	able							
								Valı	ue Desc	ription							
								1	The	l ² S trans	mit clocl	k genera	tor is en	abled.			
								0	If the regis	TXSLV	bit in the		dule Co	abled. nfigurati must be			
	14		reser	ved	R	0	0	com	patibility	with fut	ure prod		value of	erved bit f a reserv on.			


Bit/Field	Name	Type	Reset	Description
13:4	TXI	R/W	0x00	TX Clock Integer Input This field contains the integer input for the transmit clock generator.
3:0	TXF	R/W	0x0	TX Clock Fractional Input This field contains the fractional input for the transmit clock generator.

Register 16: Device Identification 1 (DID1), offset 0x004

This register identifies the device family, part number, temperature range, and package type. Each microcontroller is uniquely identified by the combined values of the CLASS field in the **DID0** register and the PARTNO field in the **DID1** register.

Device Identification 1 (DID1)

Base 0x400F.E000 Offset 0x004 Type RO, reset -



Bit/Field	Name	Туре	Reset	Description
12:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:5	TEMP	RO	-	Temperature Range This field specifies the temperature rating of the device. The value is encoded as follows (all other encodings are reserved): Value Description
				0x0 Commercial temperature range (0°C to 70°C)
				0x1 Industrial temperature range (-40°C to 85°C)
				0x2 Extended temperature range (-40°C to 105°C)
4:3	PKG	RO	-	Package Type This field specifies the package type. The value is encoded as follows (all other encodings are reserved): Value Description 0x0 SOIC package 0x1 LQFP package
				0x2 BGA package
2	ROHS	RO	1	RoHS-Compliance This bit specifies whether the device is RoHS-compliant. A 1 indicates the part is RoHS-compliant.
1:0	QUAL	RO	-	Qualification Status This field specifies the qualification status of the device. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 Engineering Sample (unqualified)
				0x1 Pilot Production (unqualified)
				0x2 Fully Qualified


Register 17: Device Capabilities 0 (DC0), offset 0x008

This register is predefined by the part and can be used to verify features.

Device Capabilities 0 (DC0)

Base 0x400F.E000 Offset 0x008

Type RO, reset 0x00FF.003F



Bit/Field	Name	Type	Reset	Description
31:16	SRAMSZ	RO	0x00FF	SRAM Size Indicates the size of the on-chip SRAM memory.
				Value Description
				0x00FF 64 KB of SRAM
15:0	FLASHSZ	RO	0x003F	Flash Size Indicates the size of the on-chip flash memory.

Value Description 0x003F 128 KB of Flash

Register 18: Device Capabilities 1 (DC1), offset 0x010

This register is predefined by the part and can be used to verify features. If any bit is clear in this register, the module is not present. The corresponding bit in the RCGC0, SCGC0, and DCGC0 registers cannot be set.

Device Capabilities 1 (DC1)

Base 0x400F.E000 Offset 0x010 Type RO, reset -

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		reserved		WDT1	rese	rved	CAN1	CAN0			reser	ved	1		ADC1	ADC0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	1	0	0	1	1	0	0	0	0	0	0	1	1
									_							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		MINSY	'SDIV	ı	MAXAD	C1SPD	MAXAE	COSPD	MPU	HIB	TEMPSNS	PLL	WDT0	swo	SWD	JTAG
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	-	-	-	-	1	1	1	1	1	1	1	1	1	1	1	1

Bit/Field	Name	Туре	Reset	Description
31:29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	WDT1	RO	1	Watchdog Timer1 Present When set, indicates that watchdog timer 1 is present.
27:26	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
25	CAN1	RO	1	CAN Module 1 Present When set, indicates that CAN unit 1 is present.
24	CAN0	RO	1	CAN Module 0 Present When set, indicates that CAN unit 0 is present.
23:18	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
17	ADC1	RO	1	ADC Module 1 Present When set, indicates that ADC module 1 is present.
16	ADC0	RO	1	ADC Module 0 Present When set, indicates that ADC module 0 is present

Bit/Field	Name	Type	Reset	Description
15:12	MINSYSDIV	RO	-	System Clock Divider Minimum 4-bit divider value for system clock. The reset value is hardware-dependent. See the RCC register for how to change the system clock divisor using the SYSDIV bit.
				Value Description
				0x1 Specifies an 80-MHz CPU clock with a PLL divider of 2.5.
				0x2 Specifies a 66.67-MHz CPU clock with a PLL divider of 3.
				0x3 Specifies a 50-MHz CPU clock with a PLL divider of 4.
				0x7 Specifies a 25-MHz clock with a PLL divider of 8.
				0x9 Specifies a 20-MHz clock with a PLL divider of 10.
11:10	MAXADC1SPD	RO	0x3	Max ADC1 Speed This field indicates the maximum rate at which the ADC samples data.
				Value Description
				0x3 1M samples/second
9:8	MAXADC0SPD	RO	0x3	Max ADC0 Speed This field indicates the maximum rate at which the ADC samples data.
				Value Description
				0x3 1M samples/second
7	MPU	RO	1	MPU Present When set, indicates that the Cortex-M3 Memory Protection Unit (MPU) module is present. See the "Cortex-M3 Peripherals" chapter for details on the MPU.
6	HIB	RO	1	Hibernation Module Present When set, indicates that the Hibernation module is present.
5	TEMPSNS	RO	1	Temp Sensor Present When set, indicates that the on-chip temperature sensor is present.
4	PLL	RO	1	PLL Present When set, indicates that the on-chip Phase Locked Loop (PLL) is present.
3	WDT0	RO	1	Watchdog Timer 0 Present When set, indicates that watchdog timer 0 is present.
2	SWO	RO	1	SWO Trace Port Present When set, indicates that the Serial Wire Output (SWO) trace port is present.
1	SWD	RO	1	SWD Present When set, indicates that the Serial Wire Debugger (SWD) is present.
0	JTAG	RO	1	JTAG Present When set, indicates that the JTAG debugger interface is present.

Register 19: Device Capabilities 2 (DC2), offset 0x014

This register is predefined by the part and can be used to verify features. If any bit is clear in this register, the module is not present. The corresponding bit in the RCGC0, SCGC0, and DCGC0 registers cannot be set.

Device Capabilities 2 (DC2)

Base 0x400F.E000 Offset 0x014 Type RO, reset 0x570F.5037

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	EPI0	reserved	1280	reserved	COMP2	COMP1	COMP0		rese	rved		TIMER3	TIMER2	TIMER1	TIMER0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	1	0	1	0	1	1	1	0	0	0	0	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	I2C1	reserved	I2C0		i I	rese	rved			SSI1	SSI0	reserved	UART2	UART1	UART0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	1	0	1	0	0	0	0	0	0	1	1	0	1	1	1

Bit/Field	Name	Туре	Reset	Description
31	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
30	EPI0	RO	1	EPI Module 0 Present When set, indicates that EPI module 0 is present.
29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	12S0	RO	1	I2S Module 0 Present When set, indicates that I2S module 0 is present.
27	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
26	COMP2	RO	1	Analog Comparator 2 Present When set, indicates that analog comparator 2 is present.
25	COMP1	RO	1	Analog Comparator 1 Present When set, indicates that analog comparator 1 is present.
24	COMP0	RO	1	Analog Comparator 0 Present When set, indicates that analog comparator 0 is present.
23:20	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	TIMER3	RO	1	Timer Module 3 Present When set, indicates that General-Purpose Timer module 3 is present.
18	TIMER2	RO	1	Timer Module 2 Present When set, indicates that General-Purpose Timer module 2 is present.

Bit/Field	Name	Туре	Reset	Description
17	TIMER1	RO	1	Timer Module 1 Present When set, indicates that General-Purpose Timer module 1 is present.
16	TIMER0	RO	1	Timer Module 0 Present When set, indicates that General-Purpose Timer module 0 is present.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	I2C1	RO	1	I2C Module 1 Present When set, indicates that I2C module 1 is present.
13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	RO	1	I2C Module 0 Present When set, indicates that I2C module 0 is present.
11:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	RO	1	SSI Module 1 Present When set, indicates that SSI module 1 is present.
4	SSI0	RO	1	SSI Module 0 Present When set, indicates that SSI module 0 is present.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	UART2	RO	1	UART Module 2 Present When set, indicates that UART module 2 is present.
1	UART1	RO	1	UART Module 1 Present When set, indicates that UART module 1 is present.
0	UART0	RO	1	UART Module 0 Present When set, indicates that UART module 0 is present.

Register 20: Device Capabilities 3 (DC3), offset 0x018

This register is predefined by the part and can be used to verify features. If any bit is clear in this register, the module is not present. The corresponding bit in the RCGC0, SCGC0, and DCGC0 registers cannot be set.

Device Capabilities 3 (DC3)

Base 0x400F.E000 Offset 0x018 Type RO, reset 0xBFFF.7FC0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	32KHZ	reserved	CCP5	CCP4	CCP3	CCP2	CCP1	CCP0	ADC0AIN7	ADC0AIN6	ADC0AIN5	ADC0AIN4	ADC0AIN3	ADC0AIN2	ADC0AIN1	ADC0AIN0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	C2O	C2PLUS	C2MINUS	C10	C1PLUS	C1MINUS	C0O	C0PLUS	C0MINUS		Ī	rese	rved	ı	
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31	32KHZ	RO	1	32KHz Input Clock Available When set, indicates an even CCP pin is present and can be used as a 32-KHz input clock.
30	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
29	CCP5	RO	1	CCP5 Pin Present When set, indicates that Capture/Compare/PWM pin 5 is present.
28	CCP4	RO	1	CCP4 Pin Present When set, indicates that Capture/Compare/PWM pin 4 is present.
27	CCP3	RO	1	CCP3 Pin Present When set, indicates that Capture/Compare/PWM pin 3 is present.
26	CCP2	RO	1	CCP2 Pin Present When set, indicates that Capture/Compare/PWM pin 2 is present.
25	CCP1	RO	1	CCP1 Pin Present When set, indicates that Capture/Compare/PWM pin 1 is present.
24	CCP0	RO	1	CCP0 Pin Present When set, indicates that Capture/Compare/PWM pin 0 is present.
23	ADC0AIN7	RO	1	ADC Module 0 AIN7 Pin Present When set, indicates that ADC module 0 input pin 7 is present.
22	ADC0AIN6	RO	1	ADC Module 0 AIN6 Pin Present When set, indicates that ADC module 0 input pin 6 is present.
21	ADC0AIN5	RO	1	ADC Module 0 AIN5 Pin Present When set, indicates that ADC module 0 input pin 5 is present.
20	ADC0AIN4	RO	1	ADC Module 0 AIN4 Pin Present When set, indicates that ADC module 0 input pin 4 is present.

Bit/Field	Name	Туре	Reset	Description
19	ADC0AIN3	RO	1	ADC Module 0 AIN3 Pin Present When set, indicates that ADC module 0 input pin 3 is present.
18	ADC0AIN2	RO	1	ADC Module 0 AIN2 Pin Present When set, indicates that ADC module 0 input pin 2 is present.
17	ADC0AIN1	RO	1	ADC Module 0 AIN1 Pin Present When set, indicates that ADC module 0 input pin 1 is present.
16	ADC0AIN0	RO	1	ADC Module 0 AIN0 Pin Present When set, indicates that ADC module 0 input pin 0 is present.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	C2O	RO	1	C2o Pin Present When set, indicates that the analog comparator 2 output pin is present.
13	C2PLUS	RO	1	C2+ Pin Present When set, indicates that the analog comparator 2 (+) input pin is present.
12	C2MINUS	RO	1	C2- Pin Present When set, indicates that the analog comparator 2 (-) input pin is present.
11	C10	RO	1	C1o Pin Present When set, indicates that the analog comparator 1 output pin is present.
10	C1PLUS	RO	1	C1+ Pin Present When set, indicates that the analog comparator 1 (+) input pin is present.
9	C1MINUS	RO	1	C1- Pin Present When set, indicates that the analog comparator 1 (-) input pin is present.
8	C0O	RO	1	C0o Pin Present When set, indicates that the analog comparator 0 output pin is present.
7	COPLUS	RO	1	C0+ Pin Present When set, indicates that the analog comparator 0 (+) input pin is present.
6	COMINUS	RO	1	C0- Pin Present When set, indicates that the analog comparator 0 (-) input pin is present.
5:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 21: Device Capabilities 4 (DC4), offset 0x01C

This register is predefined by the part and can be used to verify features. If any bit is clear in this register, the module is not present. The corresponding bit in the RCGC0, SCGC0, and DCGC0 registers cannot be set.

Device Capabilities 4 (DC4)

Base 0x400F.E000 Offset 0x01C Type RO, reset 0x5004.F1FF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	EPHY0	reserved	EMAC0		1		1	reserved					PICAL	rese	rved
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	1	0	1	0	0	0	0	0	0	0	0	0	1	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CCP7	CCP6	UDMA	ROM		reserved		GPIOJ	GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	1	1	0	0	0	1	1	1	1	1	1	1	1	1

Bit/Field	Name	Type	Reset	Description
31	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
30	EPHY0	RO	1	Ethernet PHY Layer 0 Present When set, indicates that Ethernet PHY layer 0 is present.
29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	EMAC0	RO	1	Ethernet MAC Layer 0 Present When set, indicates that Ethernet MAC layer 0 is present.
27:19	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
18	PICAL	RO	1	PIOSC Calibrate When set, indicates that the PIOSC can be calibrated by software.
17:16	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15	CCP7	RO	1	CCP7 Pin Present When set, indicates that Capture/Compare/PWM pin 7 is present.
14	CCP6	RO	1	CCP6 Pin Present When set, indicates that Capture/Compare/PWM pin 6 is present.
13	UDMA	RO	1	Micro-DMA Module Present When set, indicates that the micro-DMA module present.
12	ROM	RO	1	Internal Code ROM Present When set, indicates that internal code ROM is present.

Bit/Field	Name	Туре	Reset	Description
11:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	GPIOJ	RO	1	GPIO Port J Present When set, indicates that GPIO Port J is present.
7	GPIOH	RO	1	GPIO Port H Present When set, indicates that GPIO Port H is present.
6	GPIOG	RO	1	GPIO Port G Present When set, indicates that GPIO Port G is present.
5	GPIOF	RO	1	GPIO Port F Present When set, indicates that GPIO Port F is present.
4	GPIOE	RO	1	GPIO Port E Present When set, indicates that GPIO Port E is present.
3	GPIOD	RO	1	GPIO Port D Present When set, indicates that GPIO Port D is present.
2	GPIOC	RO	1	GPIO Port C Present When set, indicates that GPIO Port C is present.
1	GPIOB	RO	1	GPIO Port B Present When set, indicates that GPIO Port B is present.
0	GPIOA	RO	1	GPIO Port A Present When set, indicates that GPIO Port A is present.


Register 22: Device Capabilities 5 (DC5), offset 0x020

This register is predefined by the part and can be used to verify features. If any bit is clear in this register, the module is not present. The corresponding bit in the RCGC0, SCGC0, and DCGC0 registers cannot be set.

Device Capabilities 5 (DC5)

Base 0x400F.E000

Offset 0x020 Type RO, reset 0x0000.0000



Bit/Field Reset Description Name Type 31:0 RO reserved 0

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


Register 23: Device Capabilities 6 (DC6), offset 0x024

This register is predefined by the part and can be used to verify features. If any bit is clear in this register, the module is not present. The corresponding bit in the RCGC0, SCGC0, and DCGC0 registers cannot be set.

Device Capabilities 6 (DC6)

Base 0x400F.E000

Offset 0x024 Type RO, reset 0x0000.0013



Bit/Field	Name	Type	Reset	Description
31:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	USB0PHY	RO	1	USB Module 0 PHY Present When set, indicates that the USB module 0 PHY is present.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1:0	USB0	RO	0x3	USB Module 0 Present Thie field indicates that USB module 0 is present and specifies its

capability.

Value Description
0x3 USB0 is OTG.

Register 24: Device Capabilities 7 (DC7), offset 0x028

This register is predefined by the part and can be used to verify uDMA channel features. A 1 indicates the channel is available on this device; a 0 that the channel is only available on other devices in the family. Most channels have primary and secondary assignments. If the primary function is not available on this microcontroller, the secondary function becomes the primary function. If the secondary function is not available, the primary function is the only option.

Device Capabilities 7 (DC7)

Base 0x400F.E000 Offset 0x028 Type RO, reset 0xFFFF.FFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	DMACH30	DMACH29	DMACH28	DMACH27	DMACH26	DMACH25	DMACH24	DMACH23	DMACH22	DMACH21	DMACH20	DMACH19	DMACH18	DMACH17	DMACH16
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DMACH15	DMACH14	DMACH13	DMACH12	DMACH11	DMACH10	DMACH9	DMACH8	DMACH7	DMACH6	DMACH5	DMACH4	DMACH3	DMACH2	DMACH1	DMACH0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit/Field	Name	Туре	Reset	Description
31	reserved	RO	1	Reserved for uDMA channel 31.
30	DMACH30	RO	1	SW When set, indicates uDMA channel 30 is available for software transfers.
29	DMACH29	RO	1	I2S0_TX / CAN1_TX When set, indicates uDMA channel 29 is available and connected to the transmit path of I2S module 0. If the corresponding bit in the DMACHASGN register is set, the channel is connected instead to the secondary channel assignment of CAN module 1 transmit.
28	DMACH28	RO	1	I2S0_RX / CAN1_RX When set, indicates uDMA channel 28 is available and connected to the receive path of I2S module 0. If the corresponding bit in the DMACHASGN register is set, the channel is connected instead to the secondary channel assignment of CAN module 1 receive.
27	DMACH27	RO	1	CAN1_TX / ADC1_SS3 When set, indicates uDMA channel 27 is available and connected to the transmit path of CAN module 1. If the corresponding bit in the DMACHASGN register is set, the channel is connected instead to the secondary channel assignment of ADC module 1 Sample Sequencer 3.
26	DMACH26	RO	1	CAN1_RX / ADC1_SS2 When set, indicates uDMA channel 26 is available and connected to the receive path of CAN module 1. If the corresponding bit in the DMACHASGN register is set, the channel is connected instead to the

2.

secondary channel assignment of ADC module 1 Sample Sequencer

Bit/Field	Name	Туре	Reset	Description
25	DMACH25	RO	1	SSI1_TX / ADC1_SS1 When set, indicates uDMA channel 25 is available and connected to the transmit path of SSI module 1. If the corresponding bit in the DMACHASGN register is set, the channel is connected instead to the secondary channel assignment of ADC module 1 Sample Sequencer 1.
24	DMACH24	RO	1	SSI1_RX / ADC1_SS0 When set, indicates uDMA channel 24 is available and connected to the receive path of SSI module 1. If the corresponding bit in the DMACHASGN register is set, the channel is connected instead to the secondary channel assignment of ADC module 1 Sample Sequencer 0.
23	DMACH23	RO	1	UART1_TX / CAN2_TX When set, indicates uDMA channel 23 is available and connected to the transmit path of UART module 1. If the corresponding bit in the DMACHASGN register is set, the channel is connected instead to the secondary channel assignment of CAN module 2 transmit.
22	DMACH22	RO	1	UART1_RX / CAN2_RX When set, indicates uDMA channel 22 is available and connected to the receive path of UART module 1. If the corresponding bit in the DMACHASGN register is set, the channel is connected instead to the secondary channel assignment of CAN module 2 receive.
21	DMACH21	RO	1	Timer1B / EPI0_WFIFO When set, indicates uDMA channel 21 is available and connected to Timer 1B.If the corresponding bit in the DMACHASGN register is set, the channel is connected instead to the secondary channel assignment of EPI module write FIFO (WRIFO).
20	DMACH20	RO	1	Timer1A / EPI0_NBRFIFO When set, indicates uDMA channel 20 is available and connected to Timer 1A. If the corresponding bit in the DMACHASGN register is set, the channel is connected instead to the secondary channel assignment of EPI module 0 non-blocking read FIFO (NBRFIFO).
19	DMACH19	RO	1	Timer0B / Timer1B When set, indicates uDMA channel 19 is available and connected to Timer 0B. If the corresponding bit in the DMACHASGN register is set, the channel is connected instead to the secondary channel assignment of Timer 1B.
18	DMACH18	RO	1	Timer0A / Timer1A When set, indicates uDMA channel 18 is available and connected to Timer 0A. If the corresponding bit in the DMACHASGN register is set, the channel is connected instead to the secondary channel assignment of Timer 1A.
17	DMACH17	RO	1	ADC0_SS3 When set, indicates uDMA channel 17 is available and connected to ADC module 0 Sample Sequencer 3.
16	DMACH16	RO	1	ADC0_SS2 When set, indicates uDMA channel 16 is available and connected to ADC module 0 Sample Sequencer 2.

Bit/Field	Name	Туре	Reset	Description
15	DMACH15	RO	1	ADC0_SS1 / Timer2B When set, indicates uDMA channel 15 is available and connected to ADC module 0 Sample Sequencer 1. If the corresponding bit in the DMACHASGN register is set, the channel is connected instead to the secondary channel assignment of Timer 2B.
14	DMACH14	RO	1	ADC0_SS0 / Timer2A When set, indicates uDMA channel 14 is available and connected to ADC module 0 Sample Sequencer 0. If the corresponding bit in the DMACHASGN register is set, the channel is connected instead to the secondary channel assignment of Timer 2A.
13	DMACH13	RO	1	CAN0_TX / UART2_TX When set, indicates uDMA channel 13 is available and connected to the transmit path of CAN module 0. If the corresponding bit in the DMACHASGN register is set, the channel is connected instead to the secondary channel assignment of UART module 2 transmit.
12	DMACH12	RO	1	CAN0_RX / UART2_RX When set, indicates uDMA channel 12 is available and connected to the receive path of CAN module 0. If the corresponding bit in the DMACHASGN register is set, the channel is connected instead to the secondary channel assignment of UART module 2 receive.
11	DMACH11	RO	1	SSI0_TX / SSI1_TX When set, indicates uDMA channel 11 is available and connected to the transmit path of SSI module 0. If the corresponding bit in the DMACHASGN register is set, the channel is connected instead to the secondary channel assignment of SSI module 1 transmit.
10	DMACH10	RO	1	SSI0_RX / SSI1_RX When set, indicates uDMA channel 10 is available and connected to the receive path of SSI module 0. If the corresponding bit in the DMACHASGN register is set, the channel is connected instead to the secondary channel assignment of SSI module 1 receive.
9	DMACH9	RO	1	UART0_TX / UART1_TX When set, indicates uDMA channel 9 is available and connected to the transmit path of UART module 0. If the corresponding bit in the DMACHASGN register is set, the channel is connected instead to the seondary channel assignment of UART module 1 transmit.
8	DMACH8	RO	1	UART0_RX / UART1_RX When set, indicates uDMA channel 8 is available and connected to the receive path of UART module 0. If the corresponding bit in the DMACHASGN register is set, the channel is connected instead to the secondary channel assignment of UART module 1 receive.
7	DMACH7	RO	1	ETH_TX / Timer2B When set, indicates uDMA channel 7 is available and connected to the transmit path of the Ethernet module. If the corresponding bit in the DMACHASGN register is set, the channel is connected instead to the secondary channel assignment of Timer 2B.
6	DMACH6	RO	1	ETH_RX / Timer2A When set, indicates uDMA channel 6 is available and connected to the receive path of the Ethernet module. If the corresponding bit in the DMACHASGN register is set, the channel is connected instead to the secondary channel assignment of Timer 2A.

Bit/Field	Name	Туре	Reset	Description
5	DMACH5	RO	1	USB_EP3_TX / Timer2B When set, indicates uDMA channel 5 is available and connected to the transmit path of USB endpoint 3. If the corresponding bit in the DMACHASGN register is set, the channel is connected instead to the secondary channel assignment of Timer 2B.
4	DMACH4	RO	1	USB_EP3_RX / Timer2A When set, indicates uDMA channel 4 is available and connected to the receive path of USB endpoint 3. If the corresponding bit in the DMACHASGN register is set, the channel is connected instead to the secondary channel assignment of Timer 2A.
3	DMACH3	RO	1	USB_EP2_TX / Timer3B When set, indicates uDMA channel 3 is available and connected to the transmit path of USB endpoint 2. If the corresponding bit in the DMACHASGN register is set, the channel is connected instead to the secondary channel assignment of Timer 3B.
2	DMACH2	RO	1	USB_EP2_RX / Timer3A When set, indicates uDMA channel 2 is available and connected to the receive path of USB endpoint 2. If the corresponding bit in the DMACHASGN register is set, the channel is connected instead to the secondary channel assignment of Timer 3A.
1	DMACH1	RO	1	USB_EP1_TX / UART2_TX When set, indicates uDMA channel 1 is available and connected to the transmit path of USB endpoint 1. If the corresponding bit in the DMACHASGN register is set, the channel is connected instead to the secondary channel assignment of UART module 2 transmit.
0	DMACH0	RO	1	USB_EP1_RX / UART2_RX When set, indicates uDMA channel 0 is available and connected to the receive path of USB endpoint 1. If the corresponding bit in the DMACHASGN register is set, the channel is connected instead to the secondary channel assignment of UART module 2 receive.

Register 25: Device Capabilities 8 ADC Channels (DC8), offset 0x02C

This register is predefined by the part and can be used to verify features.

Device Capabilities 8 ADC Channels (DC8)

Base 0x400F.E000

Offset 0x02C Type RO, reset 0xFFFF.FFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ADC1AIN15	ADC1AIN14	ADC1AIN13	ADC1AIN12	ADC1AIN11	ADC1AIN10	ADC1AIN9	ADC1AIN8	ADC1AIN7	ADC1AIN6	ADC1AIN5	ADC1AIN4	ADC1AIN3	ADC1AIN2	ADC1AIN1	ADC1AIN0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ADC0AIN15	ADC0AIN14	ADC0AIN13	ADC0AIN12	ADC0AIN11	ADC0AIN10	ADC0AIN9	ADC0AIN8	ADC0AIN7	ADC0AIN6	ADC0AIN5	ADC0AIN4	ADC0AIN3	ADC0AIN2	ADC0AIN1	ADC0AIN0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Poset	- 1	1	1	- 1	1	- 1	1	1	1	1	1	1	1	1	1	1

Bit/Field	Name	Туре	Reset	Description
31	ADC1AIN15	RO	1	ADC Module 1 AIN15 Pin Present When set, indicates that ADC module 1 input pin 15 is present.
30	ADC1AIN14	RO	1	ADC Module 1 AIN14 Pin Present When set, indicates that ADC module 1 input pin 14 is present.
29	ADC1AIN13	RO	1	ADC Module 1 AIN13 Pin Present When set, indicates that ADC module 1 input pin 13 is present.
28	ADC1AIN12	RO	1	ADC Module 1 AIN12 Pin Present When set, indicates that ADC module 1 input pin 12 is present.
27	ADC1AIN11	RO	1	ADC Module 1 AIN11 Pin Present When set, indicates that ADC module 1 input pin 11 is present.
26	ADC1AIN10	RO	1	ADC Module 1 AIN10 Pin Present When set, indicates that ADC module 1 input pin 10 is present.
25	ADC1AIN9	RO	1	ADC Module 1 AIN9 Pin Present When set, indicates that ADC module 1 input pin 9 is present.
24	ADC1AIN8	RO	1	ADC Module 1 AIN8 Pin Present When set, indicates that ADC module 1 input pin 8 is present.
23	ADC1AIN7	RO	1	ADC Module 1 AIN7 Pin Present When set, indicates that ADC module 1 input pin 7 is present.
22	ADC1AIN6	RO	1	ADC Module 1 AIN6 Pin Present When set, indicates that ADC module 1 input pin 6 is present.
21	ADC1AIN5	RO	1	ADC Module 1 AIN5 Pin Present When set, indicates that ADC module 1 input pin 5 is present.
20	ADC1AIN4	RO	1	ADC Module 1 AIN4 Pin Present When set, indicates that ADC module 1 input pin 4 is present.
19	ADC1AIN3	RO	1	ADC Module 1 AIN3 Pin Present When set, indicates that ADC module 1 input pin 3 is present.

Bit/Field	Name	Туре	Reset	Description
18	ADC1AIN2	RO	1	ADC Module 1 AIN2 Pin Present When set, indicates that ADC module 1 input pin 2 is present.
17	ADC1AIN1	RO	1	ADC Module 1 AIN1 Pin Present When set, indicates that ADC module 1 input pin 1 is present.
16	ADC1AIN0	RO	1	ADC Module 1 AIN0 Pin Present When set, indicates that ADC module 1 input pin 0 is present.
15	ADC0AIN15	RO	1	ADC Module 0 AIN15 Pin Present When set, indicates that ADC module 0 input pin 15 is present.
14	ADC0AIN14	RO	1	ADC Module 0 AIN14 Pin Present When set, indicates that ADC module 0 input pin 14 is present.
13	ADC0AIN13	RO	1	ADC Module 0 AIN13 Pin Present When set, indicates that ADC module 0 input pin 13 is present.
12	ADC0AIN12	RO	1	ADC Module 0 AIN12 Pin Present When set, indicates that ADC module 0 input pin 12 is present.
11	ADC0AIN11	RO	1	ADC Module 0 AIN11 Pin Present When set, indicates that ADC module 0 input pin 11 is present.
10	ADC0AIN10	RO	1	ADC Module 0 AIN10 Pin Present When set, indicates that ADC module 0 input pin 10 is present.
9	ADC0AIN9	RO	1	ADC Module 0 AIN9 Pin Present When set, indicates that ADC module 0 input pin 9 is present.
8	ADC0AIN8	RO	1	ADC Module 0 AIN8 Pin Present When set, indicates that ADC module 0 input pin 8 is present.
7	ADC0AIN7	RO	1	ADC Module 0 AIN7 Pin Present When set, indicates that ADC module 0 input pin 7 is present.
6	ADC0AIN6	RO	1	ADC Module 0 AIN6 Pin Present When set, indicates that ADC module 0 input pin 6 is present.
5	ADC0AIN5	RO	1	ADC Module 0 AIN5 Pin Present When set, indicates that ADC module 0 input pin 5 is present.
4	ADC0AIN4	RO	1	ADC Module 0 AIN4 Pin Present When set, indicates that ADC module 0 input pin 4 is present.
3	ADC0AIN3	RO	1	ADC Module 0 AIN3 Pin Present When set, indicates that ADC module 0 input pin 3 is present.
2	ADC0AIN2	RO	1	ADC Module 0 AIN2 Pin Present When set, indicates that ADC module 0 input pin 2 is present.
1	ADC0AIN1	RO	1	ADC Module 0 AIN1 Pin Present When set, indicates that ADC module 0 input pin 1 is present.
0	ADC0AIN0	RO	1	ADC Module 0 AIN0 Pin Present When set, indicates that ADC module 0 input pin 0 is present.


Register 26: Device Capabilities 9 ADC Digital Comparators (DC9), offset 0x190

This register is predefined by the part and can be used to verify features.

Device Capabilities 9 ADC Digital Comparators (DC9)

Base 0x400F.E000

Offset 0x190 Type RO, reset 0x00FF.00FF



Bit/Field	Name	Type	Reset	Description
31:24	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23	ADC1DC7	RO	1	ADC1 DC7 Present When set, indicates that ADC module 1 Digital Comparator 7 is present.
22	ADC1DC6	RO	1	ADC1 DC6 Present When set, indicates that ADC module 1 Digital Comparator 6 is present.
21	ADC1DC5	RO	1	ADC1 DC5 Present When set, indicates that ADC module 1 Digital Comparator 5 is present.
20	ADC1DC4	RO	1	ADC1 DC4 Present When set, indicates that ADC module 1 Digital Comparator 4 is present.
19	ADC1DC3	RO	1	ADC1 DC3 Present When set, indicates that ADC module 1 Digital Comparator 3 is present.
18	ADC1DC2	RO	1	ADC1 DC2 Present When set, indicates that ADC module 1 Digital Comparator 2 is present.
17	ADC1DC1	RO	1	ADC1 DC1 Present When set, indicates that ADC module 1 Digital Comparator 1 is present.
16	ADC1DC0	RO	1	ADC1 DC0 Present When set, indicates that ADC module 1 Digital Comparator 0 is present.
15:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	ADC0DC7	RO	1	ADC0 DC7 Present When set, indicates that ADC module 0 Digital Comparator 7 is present.
6	ADC0DC6	RO	1	ADC0 DC6 Present When set, indicates that ADC module 0 Digital Comparator 6 is present.

Bit/Field	Name	Туре	Reset	Description
5	ADC0DC5	RO	1	ADC0 DC5 Present When set, indicates that ADC module 0 Digital Comparator 5 is present.
4	ADC0DC4	RO	1	ADC0 DC4 Present When set, indicates that ADC module 0 Digital Comparator 4 is present.
3	ADC0DC3	RO	1	ADC0 DC3 Present When set, indicates that ADC module 0 Digital Comparator 3 is present.
2	ADC0DC2	RO	1	ADC0 DC2 Present When set, indicates that ADC module 0 Digital Comparator 2 is present.
1	ADC0DC1	RO	1	ADC0 DC1 Present When set, indicates that ADC module 0 Digital Comparator 1 is present.
0	ADC0DC0	RO	1	ADC0 DC0 Present When set, indicates that ADC module 0 Digital Comparator 0 is present.


Register 27: Non-Volatile Memory Information (NVMSTAT), offset 0x1A0

This register is predefined by the part and can be used to verify features.

Non-Volatile Memory Information (NVMSTAT)

Base 0x400F.E000 Offset 0x1A0

Type RO, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	FWB	RO	1	32 Word Flash Write Buffer Active When set, indicates that the 32 word Flash memory write buffer feature is active.

Register 28: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100

This register controls the clock gating logic in normal Run mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Run Mode Clock Gating Control Register 0 (RCGC0)

Namo


Type

Docot

Base 0x400F.E000 Offset 0x100

Dit/Fiold

Offset 0x100 Type R/W, reset 0x00000040



Description

Bit/Field	Name	Туре	Reset	Description
31:29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	WDT1	R/W	0	WDT1 Clock Gating Control This bit controls the clock gating for the Watchdog Timer module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
27:26	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
25	CAN1	R/W	0	CAN1 Clock Gating Control This bit controls the clock gating for CAN module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
24	CAN0	R/W	0	CAN0 Clock Gating Control This bit controls the clock gating for CAN module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and

generates a bus fault.

disabled. If the module is unclocked, a read or write to the module

Bit/Field	Name	Туре	Reset	Description				
23:18	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.				
17	ADC1	R/W	0	ADC1 Clock Gating Control This bit controls the clock gating for SAR ADC module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.				
16	ADC0	R/W	0	ADC0 Clock Gating Control This bit controls the clock gating for ADC module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.				
15:12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.				
11:10	MAXADC1SPD	R/W	0	ADC1 Sample Speed This field sets the rate at which ADC module 1 samples data. You cannot set the rate higher than the maximum rate. You can set the sample rate by setting the MAXADC1SPD bit as follows (all other encodings are reserved):				
				Value Description				
				0x3 1M samples/second				
				0x2 500K samples/second				
				0x1 250K samples/second				
				0x0 125K samples/second				
9:8	MAXADC0SPD	R/W	0	ADC0 Sample Speed This field sets the rate at which ADC0 samples data. You cannot set the rate higher than the maximum rate. You can set the sample rate by setting the MAXADC0SPD bit as follows (all other encodings are reserved):				
				Value Description				
				0x3 1M samples/second				
				0x2 500K samples/second				
				0x1 250K samples/second				
				0x0 125K samples/second				
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.				
6	HIB	R/W	1	HIB Clock Gating Control This bit controls the clock gating for the Hibernation module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.				

Bit/Field	Name	Type	Reset	Description
5:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT0	R/W	0	WDT0 Clock Gating Control This bit controls the clock gating for the Watchdog Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 29: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110

This register controls the clock gating logic in Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Sleep Mode Clock Gating Control Register 0 (SCGC0)

Base 0x400F.E000 Offset 0x110

Type R/W, reset 0x00000040

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		reserved		WDT1	rese	rved	CAN1	CAN0			rese	rved			ADC1	ADC0
Type	RO	RO	RO	R/W	RO	RO	R/W	R/W	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reser	rved		MAXAD	C1SPD	MAXAD	COSPD	reserved	HIB	rese	rved	WDT0		reserved	
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	RO	R/W	RO	RO	R/W	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	WDT1	R/W	0	WDT1 Clock Gating Control This bit controls the clock gating for Watchdog Timer module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
27:26	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
25	CAN1	R/W	0	CAN1 Clock Gating Control This bit controls the clock gating for CAN module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
24	CAN0	R/W	0	CANO Clock Gating Control This bit controls the clock gating for CAN module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module

generates a bus fault.

Bit/Field	Name	Туре	Reset	Description				
23:18	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.				
17	ADC1	R/W	0	ADC1 Clock Gating Control This bit controls the clock gating for ADC module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.				
16	ADC0	R/W	0	ADC0 Clock Gating Control This bit controls the clock gating for ADC module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.				
15:12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.				
11:10	MAXADC1SPD	R/W	0	ADC1 Sample Speed This field sets the rate at which ADC module 1 samples data. You cannot set the rate higher than the maximum rate. You can set the sample rate by setting the MAXADC1SPD bit as follows (all other encodings are reserved):				
				Value Description				
				0x3 1M samples/second				
				0x2 500K samples/second				
				0x1 250K samples/second				
				0x0 125K samples/second				
9:8	MAXADC0SPD	R/W	0	ADC0 Sample Speed This field sets the rate at which ADC module 0 samples data. You cannot set the rate higher than the maximum rate. You can set the sample rate by setting the MAXADC0SPD bit as follows (all other encodings are reserved):				
				Value Description				
				0x3 1M samples/second				
				0x2 500K samples/second				
				0x1 250K samples/second				
				0x0 125K samples/second				
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.				
6	HIB	R/W	1	HIB Clock Gating Control This bit controls the clock gating for the Hibernation module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.				

Bit/Field	Name	Туре	Reset	Description
5:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT0	R/W	0	WDT0 Clock Gating Control This bit controls the clock gating for the Watchdog Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 30: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120

This register controls the clock gating logic in Deep-Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Deep Sleep Mode Clock Gating Control Register 0 (DCGC0)

Base 0x400F.E000 Offset 0x120

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		reserved		WDT1	rese	rved	CAN1	CAN0			rese	rved			ADC1	ADC0
Type	RO	RO	RO	R/W	RO	RO	R/W	R/W	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		'		'	reserved		•	'	! !	HIB	rese	rved	WDT0		reserved	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	R/W	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	WDT1	R/W	0	WDT1 Clock Gating Control This bit controls the clock gating for the Watchdog Timer module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
27:26	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
25	CAN1	R/W	0	CAN1 Clock Gating Control This bit controls the clock gating for CAN module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
24	CAN0	R/W	0	CANO Clock Gating Control This bit controls the clock gating for CAN module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Туре	Reset	Description
23:18	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
17	ADC1	R/W	0	ADC1 Clock Gating Control This bit controls the clock gating for ADC module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
16	ADC0	R/W	0	ADC0 Clock Gating Control This bit controls the clock gating for ADC module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15:7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	HIB	R/W	1	HIB Clock Gating Control This bit controls the clock gating for the Hibernation module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
5:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT0	R/W	0	WDT0 Clock Gating Control This bit controls the clock gating for the Watchdog Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 31: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104

This register controls the clock gating logic in normal Run mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Run Mode Clock Gating Control Register 1 (RCGC1)

Base 0x400F.E000 Offset 0x104

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
reserved	EPI0	reserved	1280	reserved	COMP2	COMP1	COMP0		rese	rved		TIMER3	TIMER2	TIMER1	TIMER0
RO	R/W	RO	R/W	RO	R/W	R/W	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
reserved	I2C1	reserved	I2C0			rese	rved			SSI1	SSI0	reserved	UART2	UART1	UART0
RO 0	R/W 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0
	RO 0 15 reserved	reserved EPI0 RO 0 RW 0 15 14 reserved I2C1 RO R/W	reserved EPI0 reserved RO 0 R/W 0 RO 0 15 14 13 reserved I2C1 reserved RO R/W RO RO RO	reserved EPI0 reserved I2S0 RO 0 R/W 0 RO 0 R/W 0 15 14 13 12 reserved I2C1 reserved I2C0 RO R/W RO R/W	reserved EPI0 reserved I2S0 reserved RO 0 0 0 0 0 0 R/W RO 0 0 0 R/W RO 0 0 R/W RO 0 0 R/W RO 0 0 15 14 13 12 11 11 12 11 12 R/W RO 0 0 R/W RO 0 0 R/W RO 0 0 R/W RO 0 0 R/W RO 0	reserved EPI0 reserved I2S0 reserved COMP2 RO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	reserved EPI0 reserved I2S0 reserved COMP2 COMP1 RO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	reserved EPI0 reserved I2S0 reserved COMP2 COMP1 COMP0 RO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	reserved EPI0 reserved I2S0 reserved COMP2 COMP1 COMP0 RO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	reserved EPI0 reserved I2S0 reserved COMP2 COMP1 COMP0 reserved RO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	reserved EPI0 reserved I2S0 reserved COMP2 COMP1 COMP0 reserved RO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	reserved EPI0 reserved I2S0 reserved COMP2 COMP1 COMP0 reserved reserved RO R/W RO RO <t< td=""><td>reserved EPI0 reserved I2S0 reserved COMP2 COMP1 COMP0 reserved reserved TIMER3 RO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td><td>reserved EPI0 reserved I2SO reserved COMP2 COMP1 COMP0 reserved TIMER3 TIMER3 TIMER2 RO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td><td>reserved EPI0 reserved I2SO reserved COMP2 COMP1 COMP0 reserved reserved TIMER3 TIMER2 TIMER3 TIM</td></t<>	reserved EPI0 reserved I2S0 reserved COMP2 COMP1 COMP0 reserved reserved TIMER3 RO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	reserved EPI0 reserved I2SO reserved COMP2 COMP1 COMP0 reserved TIMER3 TIMER3 TIMER2 RO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	reserved EPI0 reserved I2SO reserved COMP2 COMP1 COMP0 reserved reserved TIMER3 TIMER2 TIMER3 TIM

Bit/Field	Name	Туре	Reset	Description
31	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
30	EPI0	R/W	0	EPI0 Clock Gating This bit controls the clock gating for EPI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	12S0	R/W	0	I2S0 Clock Gating This bit controls the clock gating for I2S module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
27	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
26	COMP2	R/W	0	Analog Comparator 2 Clock Gating This bit controls the clock gating for analog comparator 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
25	COMP1	R/W	0	Analog Comparator 1 Clock Gating This bit controls the clock gating for analog comparator 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
24	COMP0	R/W	0	Analog Comparator 0 Clock Gating This bit controls the clock gating for analog comparator 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
23:20	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	TIMER3	R/W	0	Timer 3 Clock Gating Control This bit controls the clock gating for General-Purpose Timer module 3. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
18	TIMER2	R/W	0	Timer 2 Clock Gating Control This bit controls the clock gating for General-Purpose Timer module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
17	TIMER1	R/W	0	Timer 1 Clock Gating Control This bit controls the clock gating for General-Purpose Timer module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control This bit controls the clock gating for General-Purpose Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	I2C1	R/W	0	I2C1 Clock Gating Control This bit controls the clock gating for I2C module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
12	I2C0	R/W	0	I2C0 Clock Gating Control This bit controls the clock gating for I2C module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
11:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	R/W	0	SSI1 Clock Gating Control This bit controls the clock gating for SSI module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
4	SSI0	R/W	0	SSI0 Clock Gating Control This bit controls the clock gating for SSI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	UART2	R/W	0	UART2 Clock Gating Control This bit controls the clock gating for UART module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
1	UART1	R/W	0	UART1 Clock Gating Control This bit controls the clock gating for UART module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
0	UART0	R/W	0	UARTO Clock Gating Control This bit controls the clock gating for UART module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Register 32: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114

This register controls the clock gating logic in Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Sleep Mode Clock Gating Control Register 1 (SCGC1)

Base 0x400F.E000 Offset 0x114

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	EPI0	reserved	1280	reserved	COMP2	COMP1	COMP0		rese	rved		TIMER3	TIMER2	TIMER1	TIMER0
Type	RO	R/W	RO	R/W	RO	R/W	R/W	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	I2C1	reserved	I2C0			rese	rved			SSI1	SSI0	reserved	UART2	UART1	UART0
Туре	RO	R/W	RO	R/W	RO	RO	RO	RO	RO	RO	R/W	R/W	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
30	EPI0	R/W	0	EPI0 Clock Gating This bit controls the clock gating for EPI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	I2S0	R/W	0	I2S0 Clock Gating This bit controls the clock gating for I2S module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
27	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
26	COMP2	R/W	0	Analog Comparator 2 Clock Gating This bit controls the clock gating for analog comparator 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
25	COMP1	R/W	0	Analog Comparator 1 Clock Gating This bit controls the clock gating for analog comparator 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
24	COMP0	R/W	0	Analog Comparator 0 Clock Gating This bit controls the clock gating for analog comparator 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
23:20	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	TIMER3	R/W	0	Timer 3 Clock Gating Control This bit controls the clock gating for General-Purpose Timer module 3. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
18	TIMER2	R/W	0	Timer 2 Clock Gating Control This bit controls the clock gating for General-Purpose Timer module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
17	TIMER1	R/W	0	Timer 1 Clock Gating Control This bit controls the clock gating for General-Purpose Timer module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control This bit controls the clock gating for General-Purpose Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	I2C1	R/W	0	I2C1 Clock Gating Control This bit controls the clock gating for I2C module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
12	I2C0	R/W	0	I2C0 Clock Gating Control This bit controls the clock gating for I2C module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
11:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	R/W	0	SSI1 Clock Gating Control This bit controls the clock gating for SSI module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
4	SSI0	R/W	0	SSI0 Clock Gating Control This bit controls the clock gating for SSI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	UART2	R/W	0	UART2 Clock Gating Control This bit controls the clock gating for UART module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
1	UART1	R/W	0	UART1 Clock Gating Control This bit controls the clock gating for UART module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control This bit controls the clock gating for UART module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

March 19, 2011 279

Register 33: Deep-Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124

This register controls the clock gating logic in Deep-Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Deep-Sleep Mode Clock Gating Control Register 1 (DCGC1)

Base 0x400F.E000 Offset 0x124

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	reserved	EPI0	reserved	1280	reserved	COMP2	COMP1	COMP0		rese	rved		TIMER3	TIMER2	TIMER1	TIMER0	
Type	RO	R/W	RO	R/W	RO	R/W	R/W	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	reserved	I2C1	reserved	I2C0		î	rese	rved			SSI1	SSI0	reserved	UART2	UART1	UART0	
Type	RO	R/W	RO	R/W	RO	RO	RO	RO	RO	RO	R/W	R/W	RO	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit/Field	Name	Туре	Reset	Description
31	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
30	EPI0	R/W	0	EPI0 Clock Gating This bit controls the clock gating for EPI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	12S0	R/W	0	I2S0 Clock Gating This bit controls the clock gating for I2S module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
27	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
26	COMP2	R/W	0	Analog Comparator 2 Clock Gating This bit controls the clock gating for analog comparator 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
25	COMP1	R/W	0	Analog Comparator 1 Clock Gating This bit controls the clock gating for analog comparator 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
24	COMP0	R/W	0	Analog Comparator 0 Clock Gating This bit controls the clock gating for analog comparator 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
23:20	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	TIMER3	R/W	0	Timer 3 Clock Gating Control This bit controls the clock gating for General-Purpose Timer module 3. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
18	TIMER2	R/W	0	Timer 2 Clock Gating Control This bit controls the clock gating for General-Purpose Timer module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
17	TIMER1	R/W	0	Timer 1 Clock Gating Control This bit controls the clock gating for General-Purpose Timer module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control This bit controls the clock gating for General-Purpose Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	I2C1	R/W	0	I2C1 Clock Gating Control This bit controls the clock gating for I2C module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

March 19, 2011 281

Bit/Field	Name	Туре	Reset	Description
12	I2C0	R/W	0	I2C0 Clock Gating Control This bit controls the clock gating for I2C module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
11:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	R/W	0	SSI1 Clock Gating Control This bit controls the clock gating for SSI module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
4	SSI0	R/W	0	SSI0 Clock Gating Control This bit controls the clock gating for SSI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	UART2	R/W	0	UART2 Clock Gating Control This bit controls the clock gating for UART module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
1	UART1	R/W	0	UART1 Clock Gating Control This bit controls the clock gating for UART module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
0	UART0	R/W	0	UARTO Clock Gating Control This bit controls the clock gating for UART module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.


Register 34: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108

This register controls the clock gating logic in normal Run mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. RCGC2 is the clock configuration register for running operation, SCGC2 for Sleep operation, and DCGC2 for Deep-Sleep operation. Setting the ACG bit in the Run-Mode Clock Configuration (RCC) register specifies that the system uses sleep modes.

Run Mode Clock Gating Control Register 2 (RCGC2)

Base 0x400F.E000

Offset 0x108
Type R/W, reset 0x00000000



Bit/Field	Name	Туре	Reset	Description
31	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
30	ЕРНҮ0	R/W	0	PHY0 Clock Gating Control This bit controls the clock gating for Ethernet PHY layer 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	EMAC0	R/W	0	MAC0 Clock Gating Control This bit controls the clock gating for Ethernet MAC layer 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
27:17	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
16	USB0	R/W	0	USB0 Clock Gating Control This bit controls the clock gating for USB module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	UDMA	R/W	0	Micro-DMA Clock Gating Control This bit controls the clock gating for micro-DMA. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
12:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	GPIOJ	R/W	0	Port J Clock Gating Control This bit controls the clock gating for Port J. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
7	GPIOH	R/W	0	Port H Clock Gating Control This bit controls the clock gating for Port H. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
6	GPIOG	R/W	0	Port G Clock Gating Control This bit controls the clock gating for Port G. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
5	GPIOF	R/W	0	Port F Clock Gating Control This bit controls the clock gating for Port F. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
4	GPIOE	R/W	0	Port E Clock Gating Control Port E Clock Gating Control. This bit controls the clock gating for Port E. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
3	GPIOD	R/W	0	Port D Clock Gating Control Port D Clock Gating Control. This bit controls the clock gating for Port D. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Туре	Reset	Description
2	GPIOC	R/W	0	Port C Clock Gating Control This bit controls the clock gating for Port C. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control This bit controls the clock gating for Port B. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control This bit controls the clock gating for Port A. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Register 35: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118

This register controls the clock gating logic in Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Sleep Mode Clock Gating Control Register 2 (SCGC2)

Base 0x400F.E000 Offset 0x118

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	EPHY0	reserved	EMAC0				1		reserved						USB0
Type	RO	R/W	RO	R/W	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rese	rved	UDMA		rese	rved		GPIOJ	GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Туре	RO	RO	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
30	EPHY0	R/W	0	PHY0 Clock Gating Control This bit controls the clock gating for Ethernet PHY layer 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	EMAC0	R/W	0	MAC0 Clock Gating Control This bit controls the clock gating for Ethernet MAC layer 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
27:17	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
16	USB0	R/W	0	USB0 Clock Gating Control This bit controls the clock gating for USB module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	UDMA	R/W	0	Micro-DMA Clock Gating Control This bit controls the clock gating for micro-DMA. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
12:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	GPIOJ	R/W	0	Port J Clock Gating Control This bit controls the clock gating for Port J. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
7	GPIOH	R/W	0	Port H Clock Gating Control This bit controls the clock gating for Port H. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
6	GPIOG	R/W	0	Port G Clock Gating Control This bit controls the clock gating for Port G. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
5	GPIOF	R/W	0	Port F Clock Gating Control This bit controls the clock gating for Port F. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
4	GPIOE	R/W	0	Port E Clock Gating Control Port E Clock Gating Control. This bit controls the clock gating for Port E. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
3	GPIOD	R/W	0	Port D Clock Gating Control Port D Clock Gating Control. This bit controls the clock gating for Port D. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Type	Reset	Description
2	GPIOC	R/W	0	Port C Clock Gating Control This bit controls the clock gating for Port C. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control This bit controls the clock gating for Port B. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control This bit controls the clock gating for Port A. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Register 36: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128

This register controls the clock gating logic in Deep-Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Deep Sleep Mode Clock Gating Control Register 2 (DCGC2)

Base 0x400F.E000 Offset 0x128

Type R/W, reset 0x00000000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	EPHY0	reserved	EMAC0	ı			1	1	reserved						USB0
Туре	RO	R/W	RO	R/W	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					···			<u> </u>	· ·							<u> </u>
	rese	rved	UDMA		reser	reserved		GPIOJ	GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type	RO	RO	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
30	EPHY0	R/W	0	PHY0 Clock Gating Control This bit controls the clock gating for Ethernet PHY layer 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	EMAC0	R/W	0	MAC0 Clock Gating Control This bit controls the clock gating for Ethernet MAC layer 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
27:17	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
16	USB0	R/W	0	USB0 Clock Gating Control This bit controls the clock gating for USB module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	UDMA	R/W	0	Micro-DMA Clock Gating Control This bit controls the clock gating for micro-DMA. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
12:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	GPIOJ	R/W	0	Port J Clock Gating Control This bit controls the clock gating for Port J. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
7	GPIOH	R/W	0	Port H Clock Gating Control This bit controls the clock gating for Port H. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
6	GPIOG	R/W	0	Port G Clock Gating Control This bit controls the clock gating for Port G. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
5	GPIOF	R/W	0	Port F Clock Gating Control This bit controls the clock gating for Port F. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
4	GPIOE	R/W	0	Port E Clock Gating Control Port E Clock Gating Control. This bit controls the clock gating for Port E. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
3	GPIOD	R/W	0	Port D Clock Gating Control Port D Clock Gating Control. This bit controls the clock gating for Port D. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Type	Reset	Description
2	GPIOC	R/W	0	Port C Clock Gating Control This bit controls the clock gating for Port C. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control This bit controls the clock gating for Port B. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control This bit controls the clock gating for Port A. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Register 37: Software Reset Control 0 (SRCR0), offset 0x040

This register allows individual modules to be reset. Writes to this register are masked by the bits in the **Device Capabilities 1 (DC1)** register.

Software Reset Control 0 (SRCR0)

ADC0


16

R/W

0

Base 0x400F.E000

Offset 0x040 Type R/W, reset 0x00000000



ADC0 Reset Control

cleared after being set.

When this bit is set, ADC module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually

Bit/Field	Name	Туре	Reset	Description
15:7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	HIB	R/W	0	HIB Reset Control When this bit is set, the Hibernation module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
5:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT0	R/W	0	WDT0 Reset Control When this bit is set, Watchdog Timer module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 38: Software Reset Control 1 (SRCR1), offset 0x044

This register allows individual modules to be reset. Writes to this register are masked by the bits in the Device Capabilities 2 (DC2) register.

Software Reset Control 1 (SRCR1)

Base 0x400F.E000 Offset 0x044 Type R/W, reset 0x00000000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	EPI0	reserved	1280	reserved	COMP2	COMP1	COMP0		rese	rved		TIMER3	TIMER2	TIMER1	TIMER0
Type	RO	R/W	RO	R/W	RO	R/W	R/W	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	I2C1	reserved	I2C0		î	rese	rved			SSI1	SSI0	reserved	UART2	UART1	UART0
Type	RO	R/W	RO	R/W	RO	RO	RO	RO	RO	RO	R/W	R/W	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

			•	
Bit/Field	Name	Туре	Reset	Description
31	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
30	EPI0	R/W	0	EPI0 Reset Control When this bit is set, EPI module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	12S0	R/W	0	I2S0 Reset Control When this bit is set, I2S module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
27	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
26	COMP2	R/W	0	Analog Comp 2 Reset Control When this bit is set, Analog Comparator module 2 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
25	COMP1	R/W	0	Analog Comp 1 Reset Control When this bit is set, Analog Comparator module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
24	COMP0	R/W	0	Analog Comp 0 Reset Control When this bit is set, Analog Comparator module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.

Bit/Field	Name	Туре	Reset	Description
23:20	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	TIMER3	R/W	0	Timer 3 Reset Control Timer 3 Reset Control. When this bit is set, General-Purpose Timer module 3 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
18	TIMER2	R/W	0	Timer 2 Reset Control When this bit is set, General-Purpose Timer module 2 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
17	TIMER1	R/W	0	Timer 1 Reset Control When this bit is set, General-Purpose Timer module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
16	TIMER0	R/W	0	Timer 0 Reset Control When this bit is set, General-Purpose Timer module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	I2C1	R/W	0	I2C1 Reset Control When this bit is set, I2C module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Reset Control When this bit is set, I2C module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
11:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	R/W	0	SSI1 Reset Control When this bit is set, SSI module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
4	SSI0	R/W	0	SSI0 Reset Control When this bit is set, SSI module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

March 19, 2011 295

Bit/Field	Name	Туре	Reset	Description
2	UART2	R/W	0	UART2 Reset Control When this bit is set, UART module 2 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
1	UART1	R/W	0	UART1 Reset Control When this bit is set, UART module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
0	UART0	R/W	0	UART0 Reset Control When this bit is set, UART module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.

20

16

Register 39: Software Reset Control 2 (SRCR2), offset 0x048

25

26

This register allows individual modules to be reset. Writes to this register are masked by the bits in the **Device Capabilities 4 (DC4)** register.

23

Software Reset Control 2 (SRCR2)


29

28

Base 0x400F.E000 Offset 0x048 Type R/W, reset 0x00000000

31

30



24

31	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
30	EPHY0	R/W	0	PHY0 Reset Control When this bit is set, Ethernet PHY layer 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	EMAC0	R/W	0	MAC0 Reset Control When this bit is set, Ethernet MAC layer 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
27:17	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	USB0	R/W	0	USB0 Reset Control When this bit is set, USB module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
15:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	UDMA	R/W	0	Micro-DMA Reset Control When this bit is set, uDMA module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
12:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
8	GPIOJ	R/W	0	Port J Reset Control When this bit is set, Port J module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
7	GPIOH	R/W	0	Port H Reset Control When this bit is set, Port H module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
6	GPIOG	R/W	0	Port G Reset Control When this bit is set, Port G module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
5	GPIOF	R/W	0	Port F Reset Control When this bit is set, Port F module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
4	GPIOE	R/W	0	Port E Reset Control When this bit is set, Port E module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
3	GPIOD	R/W	0	Port D Reset Control When this bit is set, Port D module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
2	GPIOC	R/W	0	Port C Reset Control When this bit is set, Port C module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
1	GPIOB	R/W	0	Port B Reset Control When this bit is set, Port B module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
0	GPIOA	R/W	0	Port A Reset Control When this bit is set, Port A module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.

6 Hibernation Module


The Hibernation Module manages removal and restoration of power to provide a means for reducing power consumption. When the processor and peripherals are idle, power can be completely removed with only the Hibernation module remaining powered. Power can be restored based on an external signal or at a certain time using the built-in Real-Time Clock (RTC). The Hibernation module can be independently supplied from a battery or an auxiliary power supply.

The Hibernation module has the following features:

- 32-bit real-time counter (RTC)
 - Two 32-bit RTC match registers for timed wake-up and interrupt generation
 - RTC predivider trim for making fine adjustments to the clock rate
- Two mechanisms for power control
 - System power control using discrete external regulator
 - On-chip power control using internal switches under register control
- Dedicated pin for waking using an external signal
- RTC operational and hibernation memory valid as long as V_{RAT} is valid
- Low-battery detection, signaling, and interrupt generation
- Clock source from a 32.768-kHz external oscillator or a 4.194304-MHz crystal; 32.768-kHz external oscillator can be used for main controller clock
- 64 32-bit words of non-volatile memory to save state during hibernation
- Programmable interrupts for RTC match, external wake, and low battery events

6.1 Block Diagram

Figure 6-1. Hibernation Module Block Diagram



6.2 Signal Description

Table 6-1 on page 300 and Table 6-2 on page 301 list the external signals of the Hibernation module and describe the function of each. These signals have dedicated functions and are not alternate functions for any GPIO signals.

Table 6-1. Signals for Hibernate (100LQFP)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
HIB	51	fixed	0	OD	An output that indicates the processor is in Hibernate mode.
VBAT	55	fixed -		Power	Power source for the Hibernation module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation module power-source supply.
WAKE	50	fixed	I	TTL	An external input that brings the processor out of Hibernate mode when asserted.
xosc0	52	fixed	I	Analog	Hibernation module oscillator crystal input or an external clock reference input. Note that this is either a 4.194304-MHz crystal or a 32.768-kHz oscillator for the Hibernation module RTC. See the CLKSEL bit in the HIBCTL register.

Table 6-1. Signals for Hibernate (100LQFP) (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
XOSC1	53	fixed	0		Hibernation module oscillator crystal output. Leave unconnected when using a single-ended clock source.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 6-2. Signals for Hibernate (108BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
HIB	M12	fixed	0	OD	An output that indicates the processor is in Hibernate mode.
VBAT	L12	fixed	-	Power	Power source for the Hibernation module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation module power-source supply.
WAKE	M10	fixed	I	TTL	An external input that brings the processor out of Hibernate mode when asserted.
xosc0	K11	fixed	I	Analog	Hibernation module oscillator crystal input or an external clock reference input. Note that this is either a 4.194304-MHz crystal or a 32.768-kHz oscillator for the Hibernation module RTC. See the CLKSEL bit in the HIBCTL register.
XOSC1	K12	fixed	0	Analog	Hibernation module oscillator crystal output. Leave unconnected when using a single-ended clock source.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

6.3 Functional Description

Important: The Hibernate module must have either the RTC function or the External Wake function enabled to ensure proper operation of the microcontroller. See "Initialization" on page 306.

The Hibernation module provides two mechanisms for power control:

- The first mechanism controls the power to the microcontroller with a control signal (HIB) that signals an external voltage regulator to turn on or off.
- The second mechanism uses internal switches to control power to the Cortex-M3 as well as to most analog and digital functions while retaining I/O pin power (VDD3ON mode).

The Hibernation module power source is determined dynamically. The supply voltage of the Hibernation module is the larger of the main voltage source (V_{DD}) or the battery/auxilliary voltage source (V_{BAT}). The Hibernation module also has an independent clock source to maintain a real-time clock (RTC) when the system clock is powered down. Once in hibernation, the module signals an external voltage regulator to turn the power back on when an external pin (\overline{WAKE}) is asserted or when the internal RTC reaches a certain value. The Hibernation module can also detect when the battery voltage is low and optionally prevent hibernation when this occurs.

When waking from hibernation, the $\overline{\mathtt{HIB}}$ signal is deasserted. The return of V_{DD} causes a POR to be executed. The time from when the $\overline{\mathtt{WAKE}}$ signal is asserted to when code begins execution is equal to the wake-up time (t_{WAKE} TO $_{HIB}$) plus the power-on reset time (t_{IRPOR}).

6.3.1 Register Access Timing

Because the Hibernation module has an independent clocking domain, certain registers must be written only with a timing gap between accesses. The delay time is t_{HIB_REG_ACCESS}, therefore software must guarantee that this delay is inserted between back-to-back writes to certain Hibernation registers or between a write followed by a read to those same registers. Software may make use of the WRC bit in the **Hibernation Control (HIBCTL)** register to ensure that the required timing gap has elapsed. This bit is cleared on a write operation and set once the write completes, indicating to software that another write or read may be started safely. Software should poll **HIBCTL** for WRC=1 prior to accessing any affected register. The following registers are subject to this timing restriction:

- Hibernation RTC Counter (HIBRTCC)
- Hibernation RTC Match 0 (HIBRTCM0)
- Hibernation RTC Match 1 (HIBRTCM1)
- Hibernation RTC Load (HIBRTCLD)
- Hibernation RTC Trim (HIBRTCT)
- Hibernation Data (HIBDATA)

Back-to-back reads from Hibernation module registers have no timing restrictions. Reads are performed at the full peripheral clock rate.

6.3.2 Hibernation Clock Source

In systems where the Hibernation module is used to put the microcontroller into hibernation, the module must be clocked by an external source that is independent from the main system clock, even if the RTC feature is not used. An external oscillator or crystal is used for this purpose. To use a crystal, a 4.194304-MHz crystal is connected to the $\mathtt{XOSC0}$ and $\mathtt{XOSC1}$ pins. This clock signal is divided by 128 internally to produce a 32.768-kHz Hibernation clock reference. Alternatively, a 32.768-kHz oscillator can be connected to the $\mathtt{XOSC0}$ pin, leaving $\mathtt{XOSC1}$ unconnected. Care must be taken that the voltage amplitude of the 32.768-kHz oscillator is less than V_{BAT} , otherwise, the Hibernation module may draw power from the oscillator and not V_{BAT} during hibernation. See Figure 6-2 on page 303 and Figure 6-3 on page 303. Note that these diagrams only show the connection to the Hibernation pins and not to the full system. See "Hibernation Module" on page 1219 for specific values.

The Hibernation clock source is enabled by setting the CLK32EN bit of the **HIBCTL** register. The type of clock source is selected by clearing the CLKSEL bit for a 4.194304-MHz crystal and setting the CLKSEL bit for a 32.768-kHz oscillator. If a crystal is used for the clock source, the software must leave a delay of $t_{\texttt{XOSC_SETTLE}}$ after writing to the CLK32EN bit and before any other accesses to the Hibernation module registers. The delay allows the crystal to power up and stabilize. If an oscillator is used for the clock source, no delay is needed.




Figure 6-2. Using a Crystal as the Hibernation Clock Source

Note: X_1 = Crystal frequency is f_{XOSC_XTAL} .

 $C_{1,2}$ = Capacitor value derived from crystal vendor load capacitance specifications.


 R_L = Load resistor is R_{XOSC_LOAD} .

 R_{PU1} = Pull-up resistor 1 (value and voltage source (V_{BAT} or Input Voltage) determined by regulator or switch enable input characteristics).

 R_{PU2} = Pull-up resistor 2 is 1 M Ω

See "Hibernation Module" on page 1219 for specific parameter values.

Figure 6-3. Using a Dedicated Oscillator as the Hibernation Clock Source with VDD3ON Mode



Note: R_{PU} = Pull-up resistor is 1 M Ω

If the application does not require the use of the Hibernation module, the ${\tt XOSC0}$ and ${\tt XOSC1}$ can remain unconnected and ${\tt V_{BAT}}$ should be connected to ${\tt V_{DD}}$. In this situation, the HIB bit in the Run Mode Clock Gating Control Register 0 (RCGC0) register must be cleared, disabling the system clock to the Hibernation module and Hibernation module registers are not accessible.

6.3.2.1 Special Considerations When Using a 4.194304-MHz Crystal

For some 4.194304-MHz crystals, the manufacturer-recommended crystal value may be outside of the capabilities of the hibernate module oscillator. If the crystal manufacturer's recommended load capacitance is used, the hibernate oscillator may fail to start.

For a parallel-resonant oscillator circuit, the total load capacitance C_L (as specified by the manufacturer) is calculated as follows:

$$C_{L} = (C_{1} * C_{2}) / (C_{1} + C_{2}) + C_{S}$$

The internal oscillator was designed for a typical C_1 and C_2 of 16 pF (C_1 and C_2 are specified as 12 pF minimum and 22 pF maximum). Using 2 pF for stray capacitance (C_S) and the typical value of 16 pF for C_1 and C_2 , the formula above shows that the selected crystal should have a C_L specification of about 10 pF. If the crystal has a C_L specification higher than 13 pF or lower than 8 pF, or if C_S is substantially different from 2 pF, then the oscillator frequency may be outside of the specified accuracy. The crystal manufacturer can provide this error information.

6.3.3 Battery Management

Important: System-level factors may affect the accuracy of the low battery detect circuit. The designer should consider battery type, discharge characteristics, and a test load during battery voltage measurements.

The Hibernation module can be independently powered by a battery or an auxiliary power source. The module can monitor the voltage level of the battery and detect when the voltage drops below V_{LOWBAT} . The module can also be configured so that it does not go into Hibernate mode if the battery voltage drops below this threshold. Battery voltage is not measured while in Hibernate mode.

The Hibernation module can be configured to detect a low battery condition by setting the LOWBATEN bit of the **HIBCTL** register. In this configuration, the LOWBAT bit of the **HIBCTL** register **Status (HIBRIS)** register is set when the battery level is low. If the VABORT bit in the **HIBCTL** register is also set, then the module is prevented from entering Hibernation mode when a low battery is detected. The module can also be configured to generate an interrupt for the low-battery condition (see "Interrupts and Status" on page 306).

Note that the Hibernation module draws power from whichever source (V_{BAT} or V_{DD}) has the higher voltage. Therefore, it is important to design the circuit to ensure that V_{DD} is higher that V_{BAT} under nominal conditions or else the Hibernation module draws power from the battery even when V_{DD} is available.

6.3.4 Real-Time Clock

The Hibernation module includes a 32-bit counter that increments once per second with the proper configuration (see "Hibernation Clock Source" on page 302). The 32.768-kHz clock signal, either directly from the 32.768-kHz oscillator or from the 4.194304-MHz crystal divided by 128, is fed into a predivider register that counts down the 32.768-kHz clock ticks to achieve a once per second clock rate for the RTC. The rate can be adjusted to compensate for inaccuracies in the clock source by using the predivider trim register, **HIBRTCT**. This register has a nominal value of 0x7FFF, and is used for one second out of every 64 seconds to divide the input clock. This configuration allows the software to make fine corrections to the clock rate by adjusting the predivider trim register up or down from 0x7FFF. The predivider trim should be adjusted up from 0x7FFF in order to slow down the RTC rate and down from 0x7FFF in order to speed up the RTC rate.

The Hibernation module includes two 32-bit match registers that are compared to the value of the RTC counter. The match registers can be used to wake the processor from Hibernation mode or to generate an interrupt to the processor if it is not in hibernation.

The RTC must be enabled with the RTCEN bit of the **HIBCTL** register. The value of the RTC can be set at any time by writing to the **HIBRTCLD** register. The predivider trim can be adjusted by reading and writing the **HIBRTCT** register. The predivider uses this register once every 64 seconds to adjust the clock rate. The two match registers can be set by writing to the **HIBRTCM0** and **HIBRTCM1** registers. The RTC can be configured to generate interrupts by using the interrupt registers (see "Interrupts and Status" on page 306).

6.3.5 Non-Volatile Memory

The Hibernation module contains 64 32-bit words of memory that are powered from the battery or auxiliary power supply and therefore retained during hibernation. The processor software can save state information in this memory prior to hibernation and recover the state upon waking. The non-volatile memory can be accessed through the **HIBDATA** registers.

6.3.6 Power Control Using HIB

Important: The Hibernation Module requires special system implementation considerations when using $\overline{\mathtt{HIB}}$ to control power, as it is intended to power-down all other sections of the microcontroller. All system signals and power supplies that connect to the chip must be driven to 0 V_{DC} or powered down with the same regulator controlled by $\overline{\mathtt{HIB}}$. See "Hibernation Module" on page 1219 for more details.

The Hibernation module controls power to the microcontroller through the use of the $\overline{\text{HIB}}$ pin which is intended to be connected to the enable signal of the external regulator(s) providing 3.3 V to the microcontroller and other circuits. When the $\overline{\text{HIB}}$ signal is asserted by the Hibernation module, the external regulator is turned off and no longer powers the microcontroller and any parts of the system that are powered by the regulator. The Hibernation module remains powered from the V_{BAT} supply (which could be a battery or an auxiliary power source) until a Wake event. Power to the microcontroller is restored by deasserting the $\overline{\text{HIB}}$ signal, which causes the external regulator to turn power back on to the chip.

6.3.7 Power Control Using VDD3ON Mode

The Hibernation module may also be configured to cut power to all internal modules. While in this state, all pins are configured as inputs. In the VDD3ON mode, the regulator should maintain 3.3 V power to the microcontroller during Hibernate. This power control mode is enabled by setting the VDD3ON bit in **HIBCTL**.

6.3.8 Initiating Hibernate

Prior to initiating hibernation, a wake-up condition must be configured, either from the external WAKE pin, or by using an RTC match. Hibernation mode is initiated when the HIBREQ bit of the **HIBCTL** register is set. If a Flash memory write operation is in progress, an interlock feature holds off the transition into Hibernation mode until the write has completed.

The Hibernation module is configured to wake from the external $\overline{\text{WAKE}}$ pin by setting the PINWEN bit of the **HIBCTL** register. It is configured to wake from RTC match by setting the RTCWEN bit. Either one or both of these bits must be set prior to going into hibernation. Note that the $\overline{\text{WAKE}}$ pin uses the Hibernation module's internal power supply as the logic 1 reference.

Upon either external wake-up or RTC match, the Hibernation module delays coming out of hibernation until V_{DD} is above the minimum specified voltage, see Table 25-2 on page 1204.

When the Hibernation module wakes, the microcontroller performs a normal power-on reset. Software can detect that the power-on was due to a wake from hibernation by examining the raw interrupt status register (see "Interrupts and Status" on page 306) and by looking for state data in the non-volatile memory (see "Non-Volatile Memory" on page 305).

6.3.9 Interrupts and Status

The Hibernation module can generate interrupts when the following conditions occur:

- Assertion of WAKE pin
- RTC match
- Low battery detected

All of the interrupts are ORed together before being sent to the interrupt controller, so the Hibernate module can only generate a single interrupt request to the controller at any given time. The software interrupt handler can service multiple interrupt events by reading the **Hibernation Masked Interrupt Status (HIBMIS)** register. Software can also read the status of the Hibernation module at any time by reading the **HIBRIS** register which shows all of the pending events. This register can be used after waking from hibernation to see if the wake condition was caused by the WAKE signal or the RTC match.

The events that can trigger an interrupt are configured by setting the appropriate bits in the **Hibernation Interrupt Mask (HIBIM)** register. Pending interrupts can be cleared by writing the corresponding bit in the **Hibernation Interrupt Clear (HIBIC)** register.

6.4 Initialization and Configuration

The Hibernation module has several different configurations. The following sections show the recommended programming sequence for various scenarios. The examples below assume that a 32.768-kHz oscillator is used, and thus always set the CLKSEL bit of the **HIBCTL** register. If a 4.194304-MHz crystal is used instead, then the CLKSEL bit remains cleared. Because the Hibernation module runs at 32.768 kHz and is asynchronous to the rest of the microcontroller, which is run off the system clock, software must allow a delay of t_{HIB_REG_ACCESS} after writes to certain registers (see "Register Access Timing" on page 302). The registers that require a delay are listed in a note in "Register Map" on page 309 as well as in each register description.

6.4.1 Initialization

The Hibernation module comes out of reset with the system clock enabled to the module, but if the system clock to the module has been disabled, then it must be re-enabled, even if the RTC feature is not used. See page 266.

If a 4.194304-MHz crystal is used as the Hibernation module clock source, perform the following steps:

- 1. Write 0x40 to the **HIBCTL** register at offset 0x10 to enable the crystal and select the divide-by-128 input path.
- 2. Wait until the wc interrupt in the **HIBMIS** register has been triggered before performing any other operations with the Hibernation module.

If a 32.678-kHz single-ended oscillator is used as the Hibernation module clock source, then perform the following steps:

- 1. Write 0x44 to the **HIBCTL** register at offset 0x10 to enable the oscillator input and bypass the on-chip oscillator.
- 2. No delay is necessary.

The above steps are only necessary when the entire system is initialized for the first time. If the microcontroller has been in hibernation, then the Hibernation module has already been powered up and the above steps are not necessary. The software can detect that the Hibernation module and clock are already powered by examining the CLK32EN bit of the **HIBCTL** register.

Table 6-3 on page 307 illustrates how the clocks function with various bit setting both in normal operation and in hibernation.

CLK32EN PINWEN RTCWEN CLKSEL RTCEN Result Normal Operation **Result Hibernation** Hibernation module disabled Hibernation module disabled 0 1 0 1 RTC match capability enabled. No hibernation Module clocked from 4.184304-MHz crystal. 0 0 RTC match capability enabled. No hibernation 1 Module clocked from 32.768-kHz oscillator. 1 0 1 Χ 1 Module clocked from selected RTC match for wake-up event source 1 1 0 Х 0 Module clocked from selected Clock is powered down during source hibernation and powered up again on external wake-up event. 1 1 0 Χ 1 Module clocked from selected Clock is powered up during hibernation for RTC. Wake up on source external event. 1 1 Х 1 Module clocked from selected RTC match or external wake-up event, whichever occurs first.

Table 6-3. Hibernation Module Clock Operation

6.4.2 RTC Match Functionality (No Hibernation)

Use the following steps to implement the RTC match functionality of the Hibernation module:

- 1. Write the required RTC match value to one of the **HIBRTCMn** registers at offset 0x004 or 0x008.
- 2. Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C.
- 3. Set the required RTC match interrupt mask in the RTCALT0 and RTCALT1 bits (bits 1:0) in the HIBIM register at offset 0x014.
- 4. Write 0x0000.0041 to the **HIBCTL** register at offset 0x010 to enable the RTC to begin counting.

6.4.3 RTC Match/Wake-Up from Hibernation

Use the following steps to implement the RTC match and wake-up functionality of the Hibernation module:

1. Write the required RTC match value to the **HIBRTCMn** registers at offset 0x004 or 0x008.

- 2. Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C.
- 3. Write any data to be retained during power cut to the HIBDATA register at offsets 0x030-0x12C.
- **4.** Set the RTC Match Wake-Up and start the hibernation sequence by writing 0x0000.004F to the **HIBCTL** register at offset 0x010.

6.4.4 External Wake-Up from Hibernation

Use the following steps to implement the Hibernation module with the external $\overline{\mathtt{WAKE}}$ pin as the wake-up source for the microcontroller:

- 1. Write any data to be retained during power cut to the **HIBDATA** register at offsets 0x030-0x12C.
- **2.** Enable the external wake and start the hibernation sequence by writing 0x0000.0056 to the **HIBCTL** register at offset 0x010.

Note that in this mode, if the RTC is disabled, then the Hibernation clock source is powered down during Hibernation mode and is powered up again on the external wake event to save power during hibernation. If the RTC is enabled before hibernation, it continues to operate during hibernation.

6.4.5 RTC or External Wake-Up from Hibernation

- 1. Write the required RTC match value to the **HIBRTCMn** registers at offset 0x004 or 0x008.
- 2. Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C.
- 3. Write any data to be retained during power cut to the HIBDATA register at offsets 0x030-0x12C.
- **4.** Set the RTC Match/External Wake-Up and start the hibernation sequence by writing 0x0000.005F to the **HIBCTL** register at offset 0x010.

6.4.6 Register Reset

The Hibernation module handles resets according to the following conditions:

Cold Reset

When the hibernation module has no externally applied voltage and detects a change to either V_{DD} or V_{BAT} , it resets all hibernation module registers to the value in Table 6-4 on page 309.

Reset During Hibernation Module Disable

When the module has either not been enabled or has been disabled by software, the reset is passed through to the Hibernation module circuitry, and the internal state of the module is reset. Non-volatile memory contents are not reset to zero and contents after reset are indeterminate.

Reset While Hibernation Module is in Hibernation Mode

While in Hibernation mode, or while transitioning from Hibernation mode to run mode, the reset generated by the POR circuitry of the microcontroller is suppressed, and the state of the Hibernation module's registers is unaffected.

Reset While Hibernation Module is in Normal Mode

While in normal mode (not hibernating), any reset is suppressed if either the RTCEN or the PINWEN bit is set in the **HIBCTL** register, and the content/state of the control and data registers is unaffected.

Software must initialize any control or data registers in this condition. Therefore, software is the only mechanism to set or clear the CLK32EN bit and real-time clock operation, or to clear contents of the data memory. The only state that must be cleared by a reset operation while not in Hibernation mode is any state that prevents software from managing the interface.

Note: If V_{DD} drops below operational range while in normal mode (not hibernating), all hibernation module registers are reset to the value in Table 6-4 on page 309, regardless of whether the proper voltage is applied to V_{BAT} .

6.5 Register Map

Table 6-4 on page 309 lists the Hibernation registers. All addresses given are relative to the Hibernation Module base address at 0x400F.C000. Note that the system clock to the Hibernation module must be enabled before the registers can be programmed (see page 266). There must be a delay of 3 system clocks after the Hibernation module clock is enabled before any Hibernation module registers are accessed.

Note: HIBRTCC, HIBRTCM0, HIBRTCM1, HIBRTCLD, HIBRTCT, and HIBDATA are on the Hibernation module clock domain and have special timing requirements. Software should make use of the WRC bit in the HIBCTL register to ensure that the required timing gap has elapsed. If the WRC bit is clear, any attempted write access is ignored. See "Register Access Timing" on page 302.

Important: Reset values apply only to a cold reset. Once configured, the Hibernate module ignores any system reset, other than power on reset, as long as V_{BAT} is present.

Table 6-4. Hibernation Module Register Map

Offset	Name	Type	Reset	Description	See page
0x000	HIBRTCC	RO	0x0000.0000	Hibernation RTC Counter	311
0x004	HIBRTCM0	R/W	0xFFFF.FFFF	Hibernation RTC Match 0	312
800x0	HIBRTCM1	R/W	0xFFFF.FFFF	Hibernation RTC Match 1	313
0x00C	HIBRTCLD	R/W	0xFFFF.FFFF	Hibernation RTC Load	314
0x010	HIBCTL	R/W	0x8000.0000	Hibernation Control	315
0x014	HIBIM	R/W	0x0000.0000	Hibernation Interrupt Mask	318
0x018	HIBRIS	RO	0x0000.0000	Hibernation Raw Interrupt Status	320
0x01C	HIBMIS	RO	0x0000.0000	Hibernation Masked Interrupt Status	322
0x020	HIBIC	R/W1C	0x0000.0000	Hibernation Interrupt Clear	324
0x024	HIBRTCT	R/W	0x0000.7FFF	Hibernation RTC Trim	325
0x030- 0x12C	HIBDATA	R/W	-	Hibernation Data	326

6.6 Register Descriptions

The remainder of this section lists and describes the Hibernation module registers, in numerical order by address offset.


Register 1: Hibernation RTC Counter (HIBRTCC), offset 0x000

This register is the current 32-bit value of the RTC counter.

HIBRTCC, HIBRTCM0, HIBRTCM1, HIBRTCLD, HIBRTCT, and HIBDATA are on the Hibernation module clock domain and have special timing requirements. Software should make use of the WRC bit in the HIBCTL register to ensure that the required timing gap has elapsed. If the WRC bit is clear, any attempted write access is ignored. See "Register Access Timing" on page 302.

Hibernation RTC Counter (HIBRTCC)

Base 0x400F.C000 Offset 0x000 Type RO, reset 0x0000.0000



A read returns the 32-bit counter value, which represents the seconds elapsed since the RTC was enabled. This register is read-only. To change the value, use the **HIBRTCLD** register.

Register 2: Hibernation RTC Match 0 (HIBRTCM0), offset 0x004


This register is the 32-bit match 0 register for the RTC counter.

te: HIBRTCC, HIBRTCM0, HIBRTCM1, HIBRTCLD, HIBRTCT, and HIBDATA are on the Hibernation module clock domain and have special timing requirements. Software should make use of the WRC bit in the HIBCTL register to ensure that the required timing gap has elapsed. If the WRC bit is clear, any attempted write access is ignored. See "Register Access Timing" on page 302.

Hibernation RTC Match 0 (HIBRTCM0)

Base 0x400F.C000 Offset 0x004

Type R/W, reset 0xFFFF.FFF



Bit/Field Name Type Reset Description

31:0 RTCM0 R/W 0xFFF.FFFF RTC Match 0

A write loads the value into the RTC match register.

A read returns the current match value.

Register 3: Hibernation RTC Match 1 (HIBRTCM1), offset 0x008


This register is the 32-bit match 1 register for the RTC counter.

Note: HIBRTCC, HIBRTCM0, HIBRTCM1, HIBRTCLD, HIBRTCT, and HIBDATA are on the Hibernation module clock domain and have special timing requirements. Software should make use of the WRC bit in the HIBCTL register to ensure that the required timing gap has elapsed. If the WRC bit is clear, any attempted write access is ignored. See "Register Access Timing" on page 302.

Hibernation RTC Match 1 (HIBRTCM1)

Base 0x400F.C000 Offset 0x008

Type R/W, reset 0xFFFF.FFFF



31:0 RTCM1 R/W 0xFFFF.FFFF RTC Match 1

A write loads the value into the RTC match register.

A read returns the current match value.

Register 4: Hibernation RTC Load (HIBRTCLD), offset 0x00C


This register is used to load a 32-bit value loaded into the RTC counter. The load occurs immediately upon this register being written.

HIBRTCC, HIBRTCM0, HIBRTCM1, HIBRTCLD, HIBRTCT, and HIBDATA are on the Hibernation module clock domain and have special timing requirements. Software should make use of the WRC bit in the HIBCTL register to ensure that the required timing gap has elapsed. If the WRC bit is clear, any attempted write access is ignored. See "Register Access Timing" on page 302.

Hibernation RTC Load (HIBRTCLD)

Base 0x400F.C000 Offset 0x00C

Offset 0x00C Type R/W, reset 0xFFFF.FFF



Bit/Field Name Type Reset Description

31:0 RTCLD R/W 0xFFF.FFFF RTC Load

A write loads the current value into the RTC counter (RTCC).

A read returns the 32-bit load value.

Register 5: Hibernation Control (HIBCTL), offset 0x010


This register is the control register for the Hibernation module. This register must be written last before a hibernate event is issued. Writes to other registers after the HIBREQ bit is set are not guaranteed to complete before hibernation is entered.

Hibernation Control (HIBCTL)

Base 0x400F.C000 Offset 0x010

Rit/Field

Type R/W, reset 0x8000.0000



Bit/Field	Name	Type	Reset	Description
31	WRC	RO	1	Write Complete/Capable

Value Description

- The interface is processing a prior write and is busy. Any write operation that is attempted while WRC is 0 results in undetermined behavior.
- The interface is ready to accept a write. 1

Software must poll this bit between write requests and defer writes until WRC=1 to ensure proper operation.

The bit name WRC means "Write Complete," which is the normal use of the bit (between write accesses). However, because the bit is set out-of-reset, the name can also mean "Write Capable" which simply indicates that the interface may be written to by software. This difference may be exploited by software at reset time to detect which method of programming is appropriate: 0 = software delay loops required; 1 = WRC paced available.

30:9	reserved	RO	0x000	compatibility with future preserved across a read
8	VDD3ON	R/W	0	VDD Powered

ly on the value of a reserved bit. To provide e products, the value of a reserved bit should be ad-modify-write operation.

Value Description

- The internal switches control the power to the on-chip modules (VDD3ON mode).
- 0 The internal switches are not used. The $\overline{\mathtt{HIB}}$ signal should be used to control an external switch or regulator.

Note that regardless of the status of the VDD30N bit, the $\overline{\tt HIB}$ signal is asserted during Hibernate mode. Thus, when VDD30N is set, the $\overline{ t HIB}$ signal should not be connected to the 3.3V regulator, and the 3.3V power source should remain connected.

Bit/Field	Name	Туре	Reset	Descripti	on
7	VABORT	R/W	0	Power C	ut Abort Enable
				Value	Description
				1	When this bit is set, the battery voltage level is checked before entering hibernation. If V_{BAT} is less than V_{LOWBAT} , the microcontroller does not go into hibernation.
				0	The microcontroller goes into hibernation regardless of the voltage level of the battery.
6	CLK32EN	R/W	0	Clocking This bit n	Enable nust be enabled to use the Hibernation module.
				Value	Description
				1	The Hibernation module clock source is enabled.
				0	The Hibernation module clock source is disabled.
5	LOWBATEN	R/W	0	Low Batt	ery Monitoring Enable
				Value	Description
				1	Low battery voltage detection is enabled. When this bit is set, the battery voltage level is checked before entering hibernation. If V_{BAT} is less than V_{LOWBAT} , the LOWBAT bit in the HIBRIS register is set.
				0	Low battery monitoring is disabled.
4	PINWEN	R/W	0	External	WAKE Pin Enable
				Value	Description
				1	An assertion of the $\overline{\text{WAKE}}$ pin takes the microcontroller out of hibernation.
				0	The status of the $\overline{\mathtt{WAKE}}$ pin has no effect on hibernation.
3	RTCWEN	R/W	0	RTC Wa	ke-up Enable
				Value	Description
				1	An RTC match event (the value the HIBRTCC register matches the value of the HIBRTCM0 or HIBRTCM1 register) takes the microcontroller out of hibernation.
				0	An RTC match event has no effect on hibernation.
2	CLKSEL	R/W	0	Hibernati	ion Module Clock Select
				Value	Description
				1	Use raw output. Use this value for a 32.768-kHz oscillator.
				0	Use Divide-by-128 output. Use this value for a 4.194304-MHz crystal.

Bit/Field	Name	Type	Reset	Descripti	on
1	HIBREQ	R/W	0	Hibernati	on Request
				Value	Description
				1	Set this bit to initiate hibernation.
				0	No hibernation request.
				After a w	ake-up event, this bit is automatically cleared by hardware.
0	RTCEN	R/W	0	RTC Tim	er Enable
				Value	Description
				1	The Hibernation module RTC is enabled. The RTC remains active during hibernation.
				0	The Hibernation module RTC is disabled. When this bit is clear and PINWEN is set, enabling an external wake event, the RTC stops during hibernation to save power.


Register 6: Hibernation Interrupt Mask (HIBIM), offset 0x014

This register is the interrupt mask register for the Hibernation module interrupt sources. Each bit in this register masks the corresponding bit in the Hibernation Raw Interrupt Status (HIBRIS) register. If a bit is unmasked, the interrupt is sent to the interrupt controller. If the bit is masked, the interrupt is not sent to the interrupt controller.

Hibernation Interrupt Mask (HIBIM)

Base 0x400F.C000

Offset 0x014 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	EXTW	R/W	0	External Wake-Up Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the EXTW bit in the HIBRIS register is set.
				O The EXTW interrupt is suppressed and not sent to the interrupt controller.
2	LOWBAT	R/W	0	Low Battery Voltage Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the LOWBAT bit in the HIBRIS register is set.
				O The LOWBAT interrupt is suppressed and not sent to the interrupt controller.
1	RTCALT1	R/W	0	RTC Alert 1 Interrupt Mask
				Value Description

- An interrupt is sent to the interrupt controller when the $\mathtt{RTCALT1}$ bit in the **HIBRIS** register is set.
- 0 The ${\tt RTCALT1}$ interrupt is suppressed and not sent to the interrupt controller.

Bit/Field	Name	Type	Reset	Description
0	RTCALT0	R/W	0	RTC Alert 0 Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the RTCALTO bit in the HIBRIS register is set.
				The RTCALTO interrupt is suppressed and not sent to the interrupt controller.


Register 7: Hibernation Raw Interrupt Status (HIBRIS), offset 0x018

This register is the raw interrupt status for the Hibernation module interrupt sources. Each bit can be masked by clearing the corresponding bit in the HIBIM register. When a bit is masked, the interrupt is not sent to the interrupt controller. Bits in this register are cleared by writing a 1 to the corresponding bit in the Hibernation Interrupt Clear (HIBIC) register or by entering hibernation.

Hibernation Raw Interrupt Status (HIBRIS)

Base 0x400F.C000

Offset 0x018
Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	EXTW	RO	0	External Wake-Up Raw Interrupt Status
				Value Description 1 The WAKE pin has been asserted. 0 The WAKE pin has not been asserted. This bit is closed by writing a 1 to the DVEW bit in the HIRIC register.
2	LOWBAT	RO	0	This bit is cleared by writing a 1 to the EXTW bit in the HIBIC register. Low Battery Voltage Raw Interrupt Status Value Description 1 The battery voltage dropped below V _{LOWBAT} . 0 The battery voltage has not dropped below V _{LOWBAT} .
1	RTCALT1	RO	0	This bit is cleared by writing a 1 to the LOWBAT bit in the HIBIC register. RTC Alert 1 Raw Interrupt Status Value Description

- The value of the **HIBRTCC** register matches the value in the 1 HIBRTCM1 register.
- 0 No match

This bit is cleared by writing a 1 to the RTCALT1 bit in the HIBIC register.

Bit/Field	Name	Туре	Reset	Description
0	RTCALT0	RO	0	RTC Alert 0 Raw Interrupt Status
				Value Description
				The value of the HIBRTCC register matches the value in the HIBRTCM0 register.
				0 No match
				This hit is cleared by writing a 1 to the PEGALEO hit in the HIRIC register.

This bit is cleared by writing a 1 to the ${\tt RTCALT0}$ bit in the HIBIC register.


Register 8: Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C

This register is the masked interrupt status for the Hibernation module interrupt sources. Bits in this register are the AND of the corresponding bits in the HIBRIS and HIBIM registers. When both corresponding bits are set, the bit in this register is set, and the interrupt is sent to the interrupt controller.

Hibernation Masked Interrupt Status (HIBMIS)

Base 0x400F.C000

Offset 0x01C Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	EXTW	RO	0	External Wake-Up Masked Interrupt Status
				Value Description
				1 An unmasked interrupt was signaled due to a WAKE pin assertion.
				O An external wake-up interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the EXTW bit in the HIBIC register.
2	LOWBAT	RO	0	Low Battery Voltage Masked Interrupt Status
				Value Description
				1 An unmasked interrupt was signaled due to a low battery voltage condition.
				O A low battery voltage interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the ${\tt LOWBAT}$ bit in the \textbf{HIBIC} register.
1	RTCALT1	RO	0	RTC Alert 1 Masked Interrupt Status
				Value Description

- 1 An unmasked interrupt was signaled due to an RTC match.
- 0 An RTC match interrupt has not occurred or is masked.

This bit is cleared by writing a 1 to the RTCALT1 bit in the HIBIC register.

Bit/Field	Name	Туре	Reset	Description
0	RTCALT0	RO	0	RTC Alert 0 Masked Interrupt Status
				Value Description 1 An unmasked interrupt was signaled due to an RTC match. 0 An RTC match interrupt has not occurred or is masked. This bit is cleared by writing a 1 to the RTCALTO bit in the HIBIC register.


March 19, 2011 323

Register 9: Hibernation Interrupt Clear (HIBIC), offset 0x020

This register is the interrupt write-one-to-clear register for the Hibernation module interrupt sources. Writing a 1 to a bit clears the corresponding interrupt in the **HIBRIS** register.

Hibernation Interrupt Clear (HIBIC)

Base 0x400F.C000 Offset 0x020 Type R/W1C, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	EXTW	R/W1C	0	External Wake-Up Masked Interrupt Clear Writing a 1 to this bit clears the EXTW bit in the HIBRIS and HIBMIS registers. Reads return an indeterminate value.
2	LOWBAT	R/W1C	0	Low Battery Voltage Masked Interrupt Clear Writing a 1 to this bit clears the LOWBAT bit in the HIBRIS and HIBMIS registers. Reads return an indeterminate value.
1	RTCALT1	R/W1C	0	RTC Alert1 Masked Interrupt Clear Writing a 1 to this bit clears the RTCALT1 bit in the HIBRIS and HIBMIS registers. Reads return an indeterminate value.
0	RTCALT0	R/W1C	0	RTC Alert0 Masked Interrupt Clear Writing a 1 to this bit clears the RTCALT0 bit in the HIBRIS and HIBMIS registers. Reads return an indeterminate value.


Register 10: Hibernation RTC Trim (HIBRTCT), offset 0x024

This register contains the value that is used to trim the RTC clock predivider. It represents the computed underflow value that is used during the trim cycle. It is represented as $0x7FFF \pm N$ clock cycles, where N is the number of clock cycles to add or subtract every 63 seconds.

Note: HIBRTCC, HIBRTCM0, HIBRTCM1, HIBRTCLD, HIBRTCT, and HIBDATA are on the Hibernation module clock domain and have special timing requirements. Software should make use of the WRC bit in the HIBCTL register to ensure that the required timing gap has elapsed. If the WRC bit is clear, any attempted write access is ignored. See "Register Access Timing" on page 302.

Hibernation RTC Trim (HIBRTCT)

Base 0x400F.C000 Offset 0x024 Type R/W, reset 0x0000.7FFF



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	TRIM	R/W	0x7FFF	RTC Trim Value

This value is loaded into the RTC predivider every 64 seconds. It is used to adjust the RTC rate to account for drift and inaccuracy in the clock source. Compensation can be adjusted by software by moving the default value of 0x7FFF up or down. Moving the value up slows down the RTC and moving the value down speeds up the RTC.


Register 11: Hibernation Data (HIBDATA), offset 0x030-0x12C

This address space is implemented as a 64x32-bit memory (256 bytes). It can be loaded by the system processor in order to store any non-volatile state data and does not lose power during a power cut operation.

Note: HIBRTCC, HIBRTCM0, HIBRTCM1, HIBRTCLD, HIBRTCT, and HIBDATA are on the Hibernation module clock domain and have special timing requirements. Software should make use of the WRC bit in the HIBCTL register to ensure that the required timing gap has elapsed. If the WRC bit is clear, any attempted write access is ignored. See "Register Access Timing" on page 302.

Hibernation Data (HIBDATA)

Base 0x400F.C000 Offset 0x030-0x12C Type R/W, reset -



Bit/Field	Name	Type	Reset	Description
31:0	RTD	R/W	_	Hibernation Module NV Data


7 Internal Memory

The LM3S9790 microcontroller comes with 64 KB of bit-banded SRAM, internal ROM, and 128 KB of Flash memory. The Flash memory controller provides a user-friendly interface, making Flash memory programming a simple task. Flash memory protection can be applied to the Flash memory on a 2-KB block basis.

7.1 Block Diagram

Figure 7-1 on page 327 illustrates the internal memory blocks and control logic. The dashed boxes in the figure indicate registers residing in the System Control module.

Figure 7-1. Internal Memory Block Diagram



7.2 Functional Description

This section describes the functionality of the SRAM, ROM, and Flash memories.

Note: The μDMA controller can transfer data to and from the on-chip SRAM. However, because the Flash memory and ROM are located on a separate internal bus, it is not possible to transfer data from the Flash memory or ROM with the μDMA controller.

7.2.1 SRAM

The internal SRAM of the Stellaris[®] devices is located at address 0x2000.0000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM provides bit-banding technology in the processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation. The bit-band base is located at address 0x2200.0000.

The bit-band alias is calculated by using the formula:

```
bit-band alias = bit-band base + (byte offset * 32) + (bit number * 4)
```

For example, if bit 3 at address 0x2000.1000 is to be modified, the bit-band alias is calculated as:

```
0x2200.0000 + (0x1000 * 32) + (3 * 4) = 0x2202.000C
```

With the alias address calculated, an instruction performing a read/write to address 0x2202.000C allows direct access to only bit 3 of the byte at address 0x2000.1000.

For details about bit-banding, see "Bit-Banding" on page 99.

Note: The SRAM is implemented using two 32-bit wide SRAM banks (separate SRAM arrays). The banks are partitioned such that one bank contains all even words (the even bank) and the other contains all odd words (the odd bank). A write access that is followed immediately by a read access to the same bank incurs a stall of a single clock cycle. However, a write to one bank followed by a read of the other bank can occur in successive clock cycles without incurring any delay.

7.2.2 ROM

The internal ROM of the Stellaris device is located at address 0x0100.0000 of the device memory map. Detailed information on the ROM contents can be found in the *Stellaris® ROM User's Guide*.

The ROM contains the following components:

- Stellaris Boot Loader and vector table
- Stellaris Peripheral Driver Library (DriverLib) release for product-specific peripherals and interfaces
- Advanced Encryption Standard (AES) cryptography tables
- Cyclic Redundancy Check (CRC) error detection functionality

The boot loader is used as an initial program loader (when the Flash memory is empty) as well as an application-initiated firmware upgrade mechanism (by calling back to the boot loader). The Peripheral Driver Library APIs in ROM can be called by applications, reducing Flash memory requirements and freeing the Flash memory to be used for other purposes (such as additional features in the application). Advance Encryption Standard (AES) is a publicly defined encryption standard used by the U.S. Government and Cyclic Redundancy Check (CRC) is a technique to validate a span of data has the same contents as when previously checked.

7.2.2.1 Boot Loader Overview

The Stellaris Boot Loader is used to download code to the Flash memory of a device without the use of a debug interface. When the core is reset, the user has the opportunity to direct the core to execute the ROM Boot Loader or the application in Flash memory by using any GPIO signal in Ports A-H as configured in the **Boot Configuration (BOOTCFG)** register.

At reset, the ROM is mapped over the Flash memory so that the ROM boot sequence is always executed. The boot sequence executed from ROM is as follows:

- 1. The BA bit (below) is cleared such that ROM is mapped to 0x01xx.xxxx and Flash memory is mapped to address 0x0.
- 2. The **BOOTCFG** register is read. If the EN bit is clear, the status of the specified GPIO pin is compared with the specified polarity. If the status matches the specified polarity, the ROM is mapped to address 0x0000.0000 and execution continues out of the ROM Boot Loader.
- 3. If the status doesn't match the specified polarity, the data at address 0x0000.0004 is read, and if the data at this address is 0xFFFF.FFFF, the ROM is mapped to address 0x0000.0000 and execution continues out of the ROM Boot Loader.
- **4.** If there is data at address 0x0000.0004 that is not 0xFFF.FFF, the stack pointer (**SP**) is loaded from Flash memory at address 0x0000.0000 and the program counter (**PC**) is loaded from address 0x0000.0004. The user application begins executing.

The boot loader uses a simple packet interface to provide synchronous communication with the device. The speed of the boot loader is determined by the internal oscillator (PIOSC) frequency as it does not enable the PLL. The following serial interfaces can be used:

- UART0
- SSI0
- I²C0
- Ethernet

For simplicity, both the data format and communication protocol are identical for all serial interfaces.

Note: The Flash-memory-resident version of the Boot Loader also supports CAN and USB.

See the Stellaris® Boot Loader User's Guide for information on the boot loader software.

7.2.2.2 Stellaris Peripheral Driver Library

The Stellaris Peripheral Driver Library contains a file called <code>driverlib/rom.h</code> that assists with calling the peripheral driver library functions in the ROM. The detailed description of each function is available in the <code>Stellaris®</code> ROM User's Guide. See the "Using the ROM" chapter of the <code>Stellaris®</code> Peripheral Driver Library User's Guide for more details on calling the ROM functions and using <code>driverlib/rom.h</code>.

A table at the beginning of the ROM points to the entry points for the APIs that are provided in the ROM. Accessing the API through these tables provides scalability; while the API locations may change in future versions of the ROM, the API tables will not. The tables are split into two levels; the main table contains one pointer per peripheral which points to a secondary table that contains one pointer per API that is associated with that peripheral. The main table is located at 0x0100.0010, right after the Cortex-M3 vector table in the ROM.

DriverLib functions are described in detail in the Stellaris® Peripheral Driver Library User's Guide.

Additional APIs are available for graphics and USB functions, but are not preloaded into ROM. The Stellaris Graphics Library provides a set of graphics primitives and a widget set for creating graphical user interfaces on Stellaris microcontroller-based boards that have a graphical display (for more information, see the *Stellaris® Graphics Library User's Guide*). The Stellaris USB Library is a set

of data types and functions for creating USB Device, Host or On-The-Go (OTG) applications on Stellaris microcontroller-based boards (for more information, see the *Stellaris*® *USB Library User's Guide*).

7.2.2.3 Advanced Encryption Standard (AES) Cryptography Tables

AES is a strong encryption method with reasonable performance and size. AES is fast in both hardware and software, is fairly easy to implement, and requires little memory. AES is ideal for applications that can use pre-arranged keys, such as setup during manufacturing or configuration. Four data tables used by the XySSL AES implementation are provided in the ROM. The first is the forward S-box substitution table, the second is the reverse S-box substitution table, the third is the forward polynomial table, and the final is the reverse polynomial table. See the *Stellaris® ROM User's Guide* for more information on AES.

7.2.2.4 Cyclic Redundancy Check (CRC) Error Detection

The CRC technique can be used to validate correct receipt of messages (nothing lost or modified in transit), to validate data after decompression, to validate that Flash memory contents have not been changed, and for other cases where the data needs to be validated. A CRC is preferred over a simple checksum (e.g. XOR all bits) because it catches changes more readily. See the *Stellaris® ROM User's Guide* for more information on CRC.

7.2.3 Flash Memory

At system clock speeds of 50 MHz and below, the Flash memory is read in a single cycle. The Flash memory is organized as a set of 1-KB blocks that can be individually erased. An individual 32-bit word can be programmed to change bits from 1 to 0. In addition, a write buffer provides the ability to concurrently program 32 continuous words in Flash memory. Erasing a block causes the entire contents of the block to be reset to all 1s. The 1-KB blocks are paired into sets of 2-KB blocks that can be individually protected. The protection allows blocks to be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

Caution – The Stellaris Flash memory array has ECC which uses a test port into the Flash memory to continually scan the array for ECC errors and to correct any that are detected. This operation is transparent to the microcontroller. The BIST must scan the entire memory array occasionally to ensure integrity, taking about five minutes to do so. In systems where the microcontroller is frequently powered for less than five minutes, power should be removed from the microcontroller in a controlled manner to ensure proper operation. This controlled manner can either be through entering Hibernation mode or software can request permission to power down the part using the USDREQ bit in the Flash Control (FCTL) register and wait to receive an acknowledge from the USDACK bit prior to removing power. If the microcontroller is powered down using this controlled method, the BIST engine keeps track of where it was in the memory array and it always scans the complete array after any aggregate of five minutes powered-on, regardless of the number of intervening power cycles. If the microcontroller is powered down before five minutes of being powered up, BIST starts again from wherever it left off before the last controlled power-down or from 0 if there never was a controlled power down. An occasional short power down is not a concern, but the microcontroller should not always be powered down frequently in an uncontrolled manner. The microcontroller can be power-cycled as frequently as necessary if it is powered-down in a controlled manner.

7.2.3.1 Prefetch Buffer

The Flash memory controller has a prefetch buffer that is automatically used when the CPU frequency is greater than 50 MHz. In this mode, the Flash memory operates at half of the system clock. The prefetch buffer fetches two 32-bit words per clock allowing instructions to be fetched with no wait states while code is executing linearly. The fetch buffer includes a branch speculation mechanism that recognizes a branch and avoids extra wait states by not reading the next word pair. Also, short loop branches often stay in the buffer. As a result, some branches can be executed with no wait states. Other branches incur a single wait state.

7.2.3.2 Flash Memory Protection

The user is provided two forms of Flash memory protection per 2-KB Flash memory block in two pairs of 32-bit wide registers. The policy for each protection form is controlled by individual bits (per policy per block) in the **FMPPEn** and **FMPREn** registers.

- Flash Memory Protection Program Enable (FMPPEn): If a bit is set, the corresponding block may be programmed (written) or erased. If a bit is cleared, the corresponding block may not be changed.
- Flash Memory Protection Read Enable (FMPREn): If a bit is set, the corresponding block may be executed or read by software or debuggers. If a bit is cleared, the corresponding block may only be executed, and contents of the memory block are prohibited from being read as data.

The policies may be combined as shown in Table 7-1 on page 331.

FMPPEn	FMPREn	Protection
0	0	Execute-only protection. The block may only be executed and may not be written or erased. This mode is used to protect code.
1	0	The block may be written, erased or executed, but not read. This combination is unlikely to be used.
0	1	Read-only protection. The block may be read or executed but may not be written or erased. This mode is used to lock the block from further modification while allowing any read or execute access.
1	1	No protection. The block may be written, erased, executed or read.

Table 7-1. Flash Memory Protection Policy Combinations

A Flash memory access that attempts to read a read-protected block (**FMPREn** bit is set) is prohibited and generates a bus fault. A Flash memory access that attempts to program or erase a program-protected block (**FMPPEn** bit is set) is prohibited and can optionally generate an interrupt (by setting the AMASK bit in the **Flash Controller Interrupt Mask (FCIM)** register) to alert software developers of poorly behaving software during the development and debug phases.

The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. These settings create a policy of open access and programmability. The register bits may be changed by clearing the specific register bit. The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The changes are committed using the **Flash Memory Control (FMC)** register. Details on programming these bits are discussed in "Nonvolatile Register Programming" on page 334.

7.2.3.3 Interrupts

The Flash memory controller can generate interrupts when the following conditions are observed:

- Programming Interrupt signals when a program or erase action is complete.
- Access Interrupt signals when a program or erase action has been attempted on a 2-kB block of memory that is protected by its corresponding FMPPEn bit.

The interrupt events that can trigger a controller-level interrupt are defined in the **Flash Controller Masked Interrupt Status (FCMIS)** register (see page 342) by setting the corresponding MASK bits. If interrupts are not used, the raw interrupt status is always visible via the **Flash Controller Raw Interrupt Status (FCRIS)** register (see page 341).

Interrupts are always cleared (for both the **FCMIS** and **FCRIS** registers) by writing a 1 to the corresponding bit in the **Flash Controller Masked Interrupt Status and Clear (FCMISC)** register (see page 343).

7.2.3.4 Flash Memory Programming

The Stellaris devices provide a user-friendly interface for Flash memory programming. All erase/program operations are handled via three registers: **Flash Memory Address (FMA)**, **Flash Memory Data (FMD)**, and **Flash Memory Control (FMC)**. Note that if the debug capabilities of the microcontroller have been deactivated, resulting in a "locked" state, a recovery sequence must be performed in order to reactivate the debug module. See "Recovering a "Locked" Microcontroller" on page 190.

During a Flash memory operation (write, page erase, or mass erase) access to the Flash memory is inhibited. As a result, instruction and literal fetches are held off until the Flash memory operation is complete. If instruction execution is required during a Flash memory operation, the code that is executing must be placed in SRAM and executed from there while the flash operation is in progress.

Caution – The Flash memory is divided into sectors of electrically separated address ranges of 4 KB each, aligned on 4 KB boundaries. Erase/program operations on a 1-KB page have an electrical effect on the other three 1-KB pages within the sector. A specific 1-KB page must be erased after 6 total erase/program cycles occur to the other pages within its 4-KB sector. The following sequence of operations on a 4-KB sector of Flash memory (Page 0..3) provides an example:

- Page 3 is erase and programmed with values.
- Page 0, Page 1, and Page 2 are erased and then programmed with values. At this point Page 3 has been affected by 3 erase/program cycles.
- Page 0, Page 1, and Page 2 are again erased and then programmed with values. At this point Page 3 has been affected by 6 erase/program cycles.
- If the contents of Page 3 must continue to be valid, Page 3 must be erased and reprogrammed before any other page in this sector has another erase or program operation.

To program a 32-bit word

- 1. Write source data to the **FMD** register.
- **2.** Write the target address to the **FMA** register.
- 3. Write the Flash memory write key and the WRITE bit (a value of 0xA442.0001) to the FMC register.
- 4. Poll the FMC register until the WRITE bit is cleared.

Important: To ensure proper operation, two writes to the same word must be separated by an ERASE. The following two sequences are allowed:

- ERASE -> PROGRAM value -> PROGRAM 0x0000.0000
- ERASE -> PROGRAM value -> ERASE

The following sequence is NOT allowed:

■ ERASE -> PROGRAM value -> PROGRAM value

To perform an erase of a 1-KB page

- Write the page address to the FMA register.
- 2. Write the Flash memory write key and the ERASE bit (a value of 0xA442.0002) to the FMC register.
- 3. Poll the FMC register until the ERASE bit is cleared or, alternatively, enable the programming interrupt using the PMASK bit in the FCIM register.

To perform a mass erase of the Flash memory

- Write the Flash memory write key and the MERASE bit (a value of 0xA442.0004) to the FMC register.
- 2. Poll the FMC register until the MERASE bit is cleared or, alternatively, enable the programming interrupt using the PMASK bit in the FCIM register.

7.2.3.5 32-Word Flash Memory Write Buffer

A 32-word write buffer provides the capability to perform faster write accesses to the Flash memory by concurrently programing 32 words with a single buffered Flash memory write operation. The buffered Flash memory write operation takes the same amount of time as the single word write operation controlled by bit 0 in the **FMC** register. The data for the buffered write is written to the **Flash Write Buffer (FWBn)** registers.

The registers are 32-word aligned with Flash memory, and therefore the register **FWB0** corresponds with the address in **FMA** where bits [6:0] of **FMA** are all 0. **FWB1** corresponds with the address in **FMA** + 0x4 and so on. Only the **FWBn** registers that have been updated since the previous buffered Flash memory write operation are written. The **Flash Write Buffer Valid (FWBVAL)** register shows which registers have been written since the last buffered Flash memory write operation. This register contains a bit for each of the 32 **FWBn** registers, where bit[n] of **FWBVAL** corresponds to **FWBn**. The **FWBn** register has been updated if the corresponding bit in the **FWBVAL** register is set.

To program 32 words with a single buffered Flash memory write operation

- 1. Write the source data to the FWBn registers.
- 2. Write the target address to the **FMA** register. This must be a 32-word aligned address (that is, bits [6:0] in **FMA** must be 0s).
- Write the Flash memory write key and the WRBUF bit (a value of 0xA442.0001) to the FMC2 register.

4. Poll the FMC2 register until the WRBUF bit is cleared or wait for the PMIS interrupt to be signaled.

7.2.3.6 Nonvolatile Register Programming

This section discusses how to update registers that are resident within the Flash memory itself. These registers exist in a separate space from the main Flash memory array and are not affected by an ERASE or MASS ERASE operation. The bits in these registers can be changed from 1 to 0 with a write operation. The register contents are unaffected by any reset condition except power-on reset, which returns the register contents to 0xFFFF.FFF. By committing the register values using the COMT bit in the **FMC** register, the register contents become nonvolatile and are therefore retained following power cycling. Once the register contents are committed, the only way to restore the factory default values is to perform the sequence described in "Recovering a "Locked" Microcontroller" on page 190.

With the exception of the **Boot Configuration (BOOTCFG)** register, the settings in these registers can be tested before committing them to Flash memory. For the **BOOTCFG** register, the data to be written is loaded into the **FMD** register before it is committed. The **FMD** register is read only and does not allow the **BOOTCFG** operation to be tried before committing it to nonvolatile memory.

Important: The Flash memory resident registers can only have bits changed from 1 to 0 by user programming and can only be committed once. After being committed, these registers can only be restored to their factory default values only by performing the sequence described in "Recovering a "Locked" Microcontroller" on page 190. The mass erase of the main Flash memory array caused by the sequence is performed prior to restoring these registers.

In addition, the USER_REG0, USER_REG1, USER_REG2, USER_REG3, and BOOTCFG registers each use bit 31 (NW) to indicate that they have not been committed and bits in the register may be changed from 1 to 0. Table 7-2 on page 334 provides the FMA address required for commitment of each of the registers and the source of the data to be written when the FMC register is written with a value of 0xA442.0008. After writing the COMT bit, the user may poll the FMC register to wait for the commit operation to complete.

Table 7-2. User-Programmable Flash Memory Resident Registers

EMA Volum

Register to be Committed	FMA Value	Data Source
FMPRE0	0x0000.0000	FMPRE0
FMPRE1	0x0000.0002	FMPRE1
FMPPE0	0x0000.0001	FMPPE0
FMPPE1	0x0000.0003	FMPPE1
USER_REG0	0x8000.0000	USER_REG0
USER_REG1	0x8000.0001	USER_REG1
USER_REG2	0x8000.0002	USER_REG2
USER_REG3	0x8000.0003	USER_REG3
BOOTCFG	0x7510.0000	FMD

7.3 Register Map

Table 7-3 on page 335 lists the ROM Controller register and the Flash memory and control registers. The offset listed is a hexadecimal increment to the register's address. The **FMA**, **FMD**, **FMC**, **FCRIS**, **FCIM**, **FCMISC**, **FMC2**, **FWBVAL**, and **FWBn** register offsets are relative to the Flash memory control base address of 0x400F.D000. The ROM and Flash memory protection register offsets are relative to the System Control base address of 0x400F.E000.

Table 7-3. Flash Register Map

Offset	Name	Туре	Reset	Description	See page
Flash Me	mory Registers (Flas	h Control Offse	et)		
0x000	FMA	R/W	0x0000.0000	Flash Memory Address	336
0x004	FMD	R/W	0x0000.0000	Flash Memory Data	337
0x008	FMC	R/W	0x0000.0000	Flash Memory Control	338
0x00C	FCRIS	RO	0x0000.0000	Flash Controller Raw Interrupt Status	341
0x010	FCIM	R/W	0x0000.0000	Flash Controller Interrupt Mask	342
0x014	FCMISC	R/W1C	0x0000.0000	Flash Controller Masked Interrupt Status and Clear	343
0x020	FMC2	R/W	0x0000.0000	Flash Memory Control 2	344
0x030	FWBVAL	R/W	0x0000.0000	Flash Write Buffer Valid	345
0x0F8	FCTL	R/W	0x0000.0000	Flash Control	346
0x100 - 0x17C	FWBn	R/W	0x0000.0000	Flash Write Buffer n	347
Memory F	Registers (System Co	ontrol Offset)			
0x0F0	RMCTL	R/W1C	-	ROM Control	348
0x130	FMPRE0	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 0	349
0x200	FMPRE0	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 0	349
0x134	FMPPE0	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 0	350
0x400	FMPPE0	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 0	350
0x1D0	BOOTCFG	R/W	0xFFFF.FFFE	Boot Configuration	351
0x1E0	USER_REG0	R/W	0xFFFF.FFFF	User Register 0	353
0x1E4	USER_REG1	R/W	0xFFFF.FFFF	User Register 1	354
0x1E8	USER_REG2	R/W	0xFFFF.FFFF	User Register 2	355
0x1EC	USER_REG3	R/W	0xFFFF.FFFF	User Register 3	356
0x204	FMPRE1	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 1	357
0x208	FMPRE2	R/W	0x0000.0000	Flash Memory Protection Read Enable 2	358
0x20C	FMPRE3	R/W	0x0000.0000	Flash Memory Protection Read Enable 3	359
0x404	FMPPE1	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 1	360
0x408	FMPPE2	R/W	0x0000.0000	Flash Memory Protection Program Enable 2	361
0x40C	FMPPE3	R/W	0x0000.0000	Flash Memory Protection Program Enable 3	362

7.4 Flash Memory Register Descriptions (Flash Control Offset)

This section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the Flash control base address of 0x400F.D000.


Register 1: Flash Memory Address (FMA), offset 0x000

During a write operation, this register contains a 4-byte-aligned address and specifies where the data is written. During erase operations, this register contains a 1 KB-aligned CPU byte address and specifies which block is erased. Note that the alignment requirements must be met by software or the results of the operation are unpredictable.

Flash Memory Address (FMA)

Base 0x400F.D000

Offset 0x000 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:17	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16:0	OFFSET	R/W	0x0	Address Offset

Address offset in Flash memory where operation is performed, except for nonvolatile registers (see "Nonvolatile Register

Programming" on page 334 for details on values for this field).


Register 2: Flash Memory Data (FMD), offset 0x004

This register contains the data to be written during the programming cycle or read during the read cycle. Note that the contents of this register are undefined for a read access of an execute-only block. This register is not used during erase cycles.

Flash Memory Data (FMD)

Base 0x400F.D000

Offset 0x004 Type R/W, reset 0x0000.0000



Bit/Field Name Type Reset Description
31:0 DATA R/W 0x0000.0000 Data Value

Data value for write operation.


Register 3: Flash Memory Control (FMC), offset 0x008

When this register is written, the Flash memory controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 336). If the access is a write access, the data contained in the **Flash Memory Data (FMD)** register (see page 337) is written to the specified address.

This register must be the final register written and initiates the memory operation. The four control bits in the lower byte of this register are used to initiate memory operations.

Care must be taken not to set multiple control bits as the results of such an operation are unpredictable.

Caution – If any of bits [15:4] are written to 1, the device may become inoperable. These bits should always be written to 0. In all registers, the value of a reserved bit should be preserved across a read-modify-write operation.



Bit/Field	Name	Туре	Reset	Description
3	COMT	R/W	0	Commit Register Value This bit is used to commit writes to Flash-memory-resident registers and to monitor the progress of that process.
				Value Description
				 Set this bit to commit (write) the register value to a Flash-memory-resident register. When read, a 1 indicates that the previous commit access is
				not complete.
				0 A write of 0 has no effect on the state of this bit. When read, a 0 indicates that the previous commit access is complete.
				See "Nonvolatile Register Programming" on page 334 for more information on programming Flash-memory-resident registers.
2	MERASE	R/W	0	Mass Erase Flash Memory This bit is used to mass erase the Flash main memory and to monitor the progress of that process.
				Value Description
				Set this bit to erase the Flash main memory. When read, a 1 indicates that the previous mass erase access is not complete.
				O A write of 0 has no effect on the state of this bit. When read, a 0 indicates that the previous mass erase access is complete.
				For information on erase time, see "Flash Memory Characteristics" on page 1205.
1	ERASE	R/W	0	Erase a Page of Flash Memory This bit is used to erase a page of Flash memory and to monitor the progress of that process.
				Value Description
				Set this bit to erase the Flash memory page specified by the contents of the FMA register.
				When read, a 1 indicates that the previous page erase access is not complete.
				0 A write of 0 has no effect on the state of this bit. When read, a 0 indicates that the previous page erase access is complete.
				For information on erase time, see "Flash Memory Characteristics" on page 1205.

March 19, 2011 339

Bit/Field	Name	Туре	Reset	Description
0	WRITE	R/W	0	Write a Word into Flash Memory This bit is used to write a word into Flash memory and to monitor the progress of that process.
				Value Description
				Set this bit to write the data stored in the FMD register into the Flash memory location specified by the contents of the FMA register. When read, a 1 indicates that the write update access is not complete.
				O A write of 0 has no effect on the state of this bit. When read, a 0 indicates that the previous write update access is complete.
				For information on programming time, see "Flash Memory

For information on programming time, see "Flash Memory Characteristics" on page 1205.

Register 4: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C

This register indicates that the Flash memory controller has an interrupt condition. An interrupt is sent to the interrupt controller only if the corresponding FCIM register bit is set.

Flash Controller Raw Interrupt Status (FCRIS)

Base 0x400F.D000


0

ARIS

RO

0

Offset 0x00C Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	PRIS	RO	0	Programming Raw Interrupt Status This bit provides status on programming cycles which are write or erase actions generated through the FMC or FMC2 register bits (see page 338 and page 344).
				Value Description
				1 The programming or erase cycle has completed.
				The programming or erase cycle has not completed.
				This status is sent to the interrupt controller when the PMASK bit in the FCIM register is set.

Value Description

Access Raw Interrupt Status

A program or erase action was attempted on a block of Flash memory that contradicts the protection policy for that block as set in the FMPPEn registers.

This bit is cleared by writing a 1 to the PMISC bit in the FCMISC register.

No access has tried to improperly program or erase the Flash 0 memory.

This status is sent to the interrupt controller when the AMASK bit in the FCIM register is set.

This bit is cleared by writing a 1 to the AMISC bit in the FCMISC register.


Register 5: Flash Controller Interrupt Mask (FCIM), offset 0x010

This register controls whether the Flash memory controller generates interrupts to the controller.

Flash Controller Interrupt Mask (FCIM)

Base 0x400F.D000 Offset 0x010

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	PMASK	R/W	0	Programming Interrupt Mask This bit controls the reporting of the programming raw interrupt status to the interrupt controller.
				Value Description
				An interrupt is sent to the interrupt controller when the PRIS bit is set.
				O The PRIS interrupt is suppressed and not sent to the interrupt controller.
0	AMASK	R/W	0	Access Interrupt Mask

interrupt controller. Value Description

1 An interrupt is sent to the interrupt controller when the ARIS bit is set

This bit controls the reporting of the access raw interrupt status to the

0 The ARIS interrupt is suppressed and not sent to the interrupt controller.


Register 6: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014

This register provides two functions. First, it reports the cause of an interrupt by indicating which interrupt source or sources are signalling the interrupt. Second, it serves as the method to clear the interrupt reporting.

Flash Controller Masked Interrupt Status and Clear (FCMISC)

Base 0x400F.D000

Offset 0x014
Type R/W1C, reset 0x0000.0000



31:2	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	PMISC	R/W1C	0	Programming Masked Interrupt Status and Clear

Value Description

- 1 When read, a 1 indicates that an unmasked interrupt was signaled because a programming cycle completed. Writing a 1 to this bit clears PMISC and also the PRIS bit in the FCRIS register (see page 341).
- When read, a 0 indicates that a programming cycle complete 0 interrupt has not occurred.

A write of 0 has no effect on the state of this bit.

0	AMISC	R/W1C	0	Access Masked Interrupt Status and Clear
---	-------	-------	---	--

Value Description

- When read, a 1 indicates that an unmasked interrupt was signaled because a program or erase action was attempted on a block of Flash memory that contradicts the protection policy for that block as set in the FMPPEn registers. Writing a 1 to this bit clears AMISC and also the ARIS bit in the
 - FCRIS register (see page 341).
- 0 When read, a 0 indicates that no improper accesses have occurred

A write of 0 has no effect on the state of this bit.

Register 7: Flash Memory Control 2 (FMC2), offset 0x020

When this register is written, the Flash memory controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 336). If the access is a write access, the data contained in the **Flash Write Buffer (FWB)** registers is written.

This register must be the final register written as it initiates the memory operation.

Flash Memory Control 2 (FMC2)

Name


Type

Reset

Base 0x400F.D000 Offset 0x020

Bit/Field

Type R/W, reset 0x0000.0000



Dioi icia	Nume	Турс	110001	Beschphon
31:16	WRKEY	WO	0x0000	Flash Memory Write Key This field contains a write key, which is used to minimize the incidence of accidental Flash memory writes. The value 0xA442 must be written into this field for a write to occur. Writes to the FMC2 register without this WRKEY value are ignored. A read of this field returns the value 0.
15:1	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	WRBUF	R/W	0	Buffered Flash Memory Write

Description

Value Description

- Set this bit to write the data stored in the FWBn registers to the location specified by the contents of the FMA register.
 When read, a 1 indicates that the previous buffered Flash memory write access is not complete.
- O A write of 0 has no effect on the state of this bit. When read, a 0 indicates that the previous buffered Flash memory write access is complete.

For information on programming time, see "Flash Memory Characteristics" on page 1205.

This bit is used to start a buffered write to Flash memory.

Register 8: Flash Write Buffer Valid (FWBVAL), offset 0x030


This register provides a bitwise status of which **FWBn** registers have been written by the processor since the last write of the Flash memory write buffer. The entries with a 1 are written on the next write of the Flash memory write buffer. This register is cleared after the write operation by hardware. A protection violation on the write operation also clears this status.

Software can program the same 32 words to various Flash memory locations by setting the FWB[n] bits after they are cleared by the write operation. The next write operation then uses the same data as the previous one. In addition, if a **FWBn** register change should not be written to Flash memory, software can clear the corresponding FWB[n] bit to preserve the existing data when the next write operation occurs.

Flash Write Buffer Valid (FWBVAL)

Base 0x400F.D000 Offset 0x030

Type R/W, reset 0x0000.0000



Value Description

- The corresponding FWBn register has been updated since the last buffer write operation and is ready to be written to Flash memory.
- The corresponding **FWBn** register has no new data to be written.

Bit 0 corresponds to **FWB0**, offset 0x100, and bit 31 corresponds to **FWB31**, offset 0x13C.

Register 9: Flash Control (FCTL), offset 0x0F8


This register is used to ensure that the microcontroller is powered down in a controlled fashion in systems where power is cycled more frequently than once every five minutes. The USDREQ bit should be set to indicate that power is going to be turned off. Software should poll the USDACK bit to determine when it is acceptable to power down.

Note that this power-down process is not required if the microcontroller enters hibernation mode prior to power being removed.

Flash Control (FCTL)

Base 0x400F.D000

Offset 0x0F8
Type R/W, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	USDACK	RO	0	User Shut Down Acknowledge Value Description 1 The microcontroller can be powered down. 0 The microcontroller cannot yet be powered down.
				This bit should be set within 50 ms of setting the USDREQ bit.
0	USDREQ	R/W	0	User Shut Down Request

Value Description

- Requests permission to power down the microcontroller. 1
- 0 No effect.

Register 10: Flash Write Buffer n (FWBn), offset 0x100 - 0x17C

These 32 registers hold the contents of the data to be written into the Flash memory on a buffered Flash memory write operation. The offset selects one of the 32-bit registers. Only **FWBn** registers that have been updated since the preceding buffered Flash memory write operation are written into the Flash memory, so it is not necessary to write the entire bank of registers in order to write 1 or 2 words. The **FWBn** registers are written into the Flash memory with the **FWB0** register corresponding to the address contained in **FMA**. **FWB1** is written to the address **FMA**+0x4 etc. Note that only data bits that are 0 result in the Flash memory being modified. A data bit that is 1 leaves the content of the Flash memory bit at its previous value.



7.5 Memory Register Descriptions (System Control Offset)

The remainder of this section lists and describes the registers that reside in the System Control address space, in numerical order by address offset. Registers in this section are relative to the System Control base address of 0x400F.E000.

Register 11: ROM Control (RMCTL), offset 0x0F0


This register provides control of the ROM controller state. This register offset is relative to the System Control base address of 0x400F.E000.

At reset, the ROM is mapped over the Flash memory so that the ROM boot sequence is always executed. The boot sequence executed from ROM is as follows:

- 1. The BA bit (below) is cleared such that ROM is mapped to 0x01xx.xxxx and Flash memory is mapped to address 0x0.
- 2. The **BOOTCFG** register is read. If the EN bit is clear, the status of the specified GPIO pin is compared with the specified polarity. If the status matches the specified polarity, the ROM is mapped to address 0x0000.0000 and execution continues out of the ROM Boot Loader.
- 3. If the status doesn't match the specified polarity, the data at address 0x0000.0004 is read, and if the data at this address is 0xFFFF.FFFF, the ROM is mapped to address 0x0000.0000 and execution continues out of the ROM Boot Loader.
- **4.** If there is data at address 0x0000.0004 that is not 0xFFFF.FFFF, the stack pointer (**SP**) is loaded from Flash memory at address 0x0000.0000 and the program counter (**PC**) is loaded from address 0x0000.0004. The user application begins executing.

ROM Control (RMCTL)

Base 0x400F.E000 Offset 0x0F0 Type R/W1C, reset -



Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	ВА	R/W1C	1	Boot Alias

Value Description

- 1 The microcontroller's ROM appears at address 0x0.
- 0 The Flash memory is at address 0x0.

This bit is cleared by writing a 1 to this bit position.

Register 12: Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200


Note: This register is aliased for backwards compatability.

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). Flash memory up to a total of 64 KB is controlled by this register. Other **FMPREn** registers (if any) provide protection for other 64K blocks. This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. Once committed, the only way to restore the factory default value of this register is to perform the "Recover Locked Device" sequence detailed in the JTAG chapter. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 0 (FMPRE0)

Base 0x400F.E000 Offset 0x130 and 0x200 Type R/W, reset 0xFFF.FFFF



Bit/Field Name Type Reset Description

31:0 READ_ENABLE R/W 0xFFFFFFF Flash Read Enable

Configures 2-KB flash blocks to be read or executed only. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0xFFFFFFF Bits [31:0] each enable protection on a 2-KB block of Flash memory up to the total of 64 KB.

Register 13: Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400


Note: This register is aliased for backwards compatability.

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). Flash memory up to a total of 64 KB is controlled by this register. Other **FMPPEn** registers (if any) provide protection for other 64K blocks. This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. Once committed, the only way to restore the factory default value of this register is to perform the "Recover Locked Device" sequence detailed in the JTAG chapter. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 0 (FMPPE0)

Base 0x400F.E000 Offset 0x134 and 0x400 Type R/W, reset 0xFFFF.FFFF



Bit/Field Name Type Reset Description

31:0 PROG_ENABLE R/W 0xFFFFFFF Flash Programming Enable

Configures 2-KB flash blocks to be execute only. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0xFFFFFFF Bits [31:0] each enable protection on a 2-KB block of Flash memory up to the total of 64 KB.

Register 14: Boot Configuration (BOOTCFG), offset 0x1D0

Note: Offset is relative to System Control base address of 0x400FE000.

This register provides configuration of a GPIO pin to enable the ROM Boot Loader as well as a write-once mechanism to disable external debugger access to the device. Upon reset, the user has the opportunity to direct the core to execute the ROM Boot Loader or the application in Flash memory by using any GPIO signal from Ports A-H as configured by the bits in this register. If the EN bit is set or the specified pin does not have the required polarity, the system control module checks address 0x000.0004 to see if the Flash memory has a valid reset vector. If the data at address 0x0000.0004 is 0xFFFF.FFFF, then it is assumed that the Flash memory has not yet been programmed, and the core executes the ROM Boot Loader. The DBG0 bit (bit 0) is set to 0 from the factory and the DBG1 bit (bit 1) is set to 1, which enables external debuggers. Clearing the DBG1 bit disables any external debugger access to the device permanently, starting with the next power-up cycle of the device. The NW bit (bit 31) indicates that the register has not yet been committed and is controlled through hardware to ensure that the register is only committed once. Prior to being committed, bits can only be changed from 1 to 0. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. The only way to restore the factory default value of this register is to perform the "Recover Locked Device" sequence detailed in the JTAG chapter.

Boot Configuration (BOOTCFG)

Name


Type

Reset

Base 0x400F.E000 Offset 0x1D0

Bit/Field

Type R/W, reset 0xFFFF.FFFE



31	NW	R/W	1	Not Written When set, this bit indicates that this 32-bit register has not been committed. When clear, this bit specifies that this register has been committed and may not be committed again.
30:16	reserved	RO	0x7FFF	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Description

Bit/Field	Name	Туре	Reset	Description
15:13	PORT	R/W	0x7	Boot GPIO Port This field selects the port of the GPIO port pin that enables the ROM boot loader at reset.
				Value Description
				0x0 Port A
				0x1 Port B
				0x2 Port C
				0x3 Port D
				0x4 Port E
				0x5 Port F
				0x6 Port G
				0x7 Port H
12:10	PIN	R/W	0x7	Boot GPIO Pin This field selects the pin number of the GPIO port pin that enables the ROM boot loader at reset.
				Value Description
				0x0 Pin 0
				0x1 Pin 1
				0x2 Pin 2
				0x3 Pin 3
				0x4 Pin 4
				0x5 Pin 5
				0x6 Pin 6
				0x7 Pin 7
9	POL	R/W	0x1	Boot GPIO Polarity When set, this bit selects a high level for the GPIO port pin to enable the ROM boot loader at reset. When clear, this bit selects a low level for the GPIO port pin.
8	EN	R/W	0x1	Boot GPIO Enable Clearing this bit enables the use of a GPIO pin to enable the ROM Boot Loader at reset. When this bit is set, the contents of address 0x0000.0004 are checked to see if the Flash memory has been programmed. If the contents are not 0xFFF.FFFF, the core executes out of Flash memory. If the Flash has not been programmed, the core executes out of ROM.
7:2	reserved	RO	0x3F	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	DBG1	R/W	1	Debug Control 1 The DBG1 bit must be 1 and DBG0 must be 0 for debug to be available.
0	DBG0	R/W	0x0	Debug Control 0 The DBG1 bit must be 1 and DBG0 must be 0 for debug to be available.

Register 15: User Register 0 (USER REG0), offset 0x1E0


Note: Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be committed once. Bit 31 indicates that the register is available to be committed and is controlled through hardware to ensure that the register is only committed once. Prior to being committed, bits can only be changed from 1 to 0. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device. The only way to restore the factory default value of this register is to perform the "Recover Locked Device" sequence detailed in the JTAG section.

User Register 0 (USER_REG0)

Base 0x400F.E000 Offset 0x1E0

Type R/W, reset 0xFFFF.FFFF



Bit/Field	Name	Type	Reset	Description
31	NW	R/W	1	Not Written When set, this bit indicates that this 32-bit register has not been committed. When clear, this bit specifies that this register has been committed and may not be committed again.
30:0	DATA	R/W 0	x7FFFFFF	User Data

Register 16: User Register 1 (USER_REG1), offset 0x1E4


Note: Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

User Register 1 (USER_REG1)

Base 0x400F.E000 Offset 0x1E4

Type R/W, reset 0xFFFF.FFFF



Bit/Field	Name	Туре	Reset	Description
31	NW	R/W	1	Not Written When set, this bit indicates that this 32-bit register has not been committed. When clear, this bit specifies that this register has been committed and may not be committed again.
30:0	DATA	R/W 0x	7FFFFFFF	User Data

Register 17: User Register 2 (USER REG2), offset 0x1E8


Note: Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

User Register 2 (USER_REG2)

Base 0x400F.E000 Offset 0x1E8

Type R/W, reset 0xFFFF.FFF



Bit/Field	Name	Type	Reset	Description
31	NW	R/W		Not Written When set, this bit indicates that this 32-bit register has not been committed. When clear, this bit specifies that this register has been committed and may not be committed again.
30:0	DATA	R/W 0	x7FFFFFF	User Data

Register 18: User Register 3 (USER_REG3), offset 0x1EC


Note: Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

User Register 3 (USER_REG3)

Base 0x400F.E000 Offset 0x1EC

Type R/W, reset 0xFFFF.FFF



Bit/Field	Name	Type	Reset	Description
31	NW	R/W		Not Written When set, this bit indicates that this 32-bit register has not been committed. When clear, this bit specifies that this register has been committed and may not be committed again.
30:0	DATA	R/W	0x7FFFFFF	User Data

Register 19: Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204


Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). Flash memory up to a total of 64 KB is controlled by this register. Other **FMPREn** registers (if any) provide protection for other 64K blocks. This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. Once committed, the only way to restore the factory default value of this register is to perform the "Recover Locked Device" sequence detailed in the JTAG chapter. If the Flash memory size on the device is less than 64 KB, this register usually reads as zeroes, but software should not rely on these bits to be zero. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 1 (FMPRE1)

Base 0x400F.E000 Offset 0x204

Type R/W, reset 0xFFFF.FFF



Bit/Field Name Type Reset Description

31:0 READ ENABLE R/W 0xFFFFFFF Flash Read Enable

Configures 2-KB flash blocks to be read or executed only. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0xFFFFFFF Bits [31:0] each enable protection on a 2-KB block of Flash memory in memory range from 65 to 128 KB.

Register 20: Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208


Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). Flash memory up to a total of 64 KB is controlled by this register. Other **FMPREn** registers (if any) provide protection for other 64K blocks. This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. Once committed, the only way to restore the factory default value of this register is to perform the "Recover Locked Device" sequence detailed in the JTAG chapter. If the Flash memory size on the device is less than 128 KB, this register usually reads as zeroes, but software should not rely on these bits to be zero. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 2 (FMPRE2)

Base 0x400F.E000 Offset 0x208

Type R/W, reset 0x0000.0000



Bit/Field Name Type Reset Description

31:0 READ ENABLE R/W 0x00000000 Flash Read Enable

Configures 2-KB flash blocks to be read or executed only. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0x00000000 Bits [31:0] each enable protection on a 2-KB block of Flash memory in the range from 129 to 192 KB.

Register 21: Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C


Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). Flash memory up to a total of 64 KB is controlled by this register. Other **FMPREn** registers (if any) provide protection for other 64K blocks. This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. Once committed, the only way to restore the factory default value of this register is to perform the "Recover Locked Device" sequence detailed in the JTAG chapter. If the Flash memory size on the device is less than 192 KB, this register usually reads as zeroes, but software should not rely on these bits to be zero. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 3 (FMPRE3)

Base 0x400F.E000 Offset 0x20C

Type R/W, reset 0x0000.0000



Bit/Field Name Type Reset Description

31:0 READ ENABLE R/W 0x00000000 Flash Read Enable

Configures 2-KB flash blocks to be read or executed only. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0x00000000 Bits [31:0] each enable protection on a 2-KB block of Flash memory in the range from 193 to 256 KB.

Register 22: Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404

Note: Offset is relative to System Control base address of 0x400FE000.


This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). Flash memory up to a total of 64 KB is controlled by this register. Other **FMPPEn** registers (if any) provide protection for other 64K blocks. This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. Once committed, the only way to restore the factory default value of this register is to perform the "Recover Locked Device" sequence detailed in the JTAG chapter. If the Flash memory size on the device is less than 64 KB, this register usually reads as zeroes, but software should not rely on these bits to be zero. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 1 (FMPPE1)

Base 0x400F.E000 Offset 0x404

31:0

Type R/W, reset 0xFFFF.FFF



Bit/Field Name Type Reset Descrip

R/W

0xFFFFFFF

PROG_ENABLE

Flash Programming Enable

Configures 2-KB flash blocks to be execute only. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0xFFFFFFF Bits [31:0] each enable protection on a 2-KB block of Flash memory in memory range from 65 to 128 KB.


Register 23: Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). Flash memory up to a total of 64 KB is controlled by this register. Other **FMPPEn** registers (if any) provide protection for other 64K blocks. This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. Once committed, the only way to restore the factory default value of this register is to perform the "Recover Locked Device" sequence detailed in the JTAG chapter. If the Flash memory size on the device is less than 128 KB, this register usually reads as zeroes, but software should not rely on these bits to be zero. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 2 (FMPPE2)

Base 0x400F.E000 Offset 0x408



31:0 PROG_ENABLE R/W 0x00000000 Flash Programming Enable

Configures 2-KB flash blocks to be execute only. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0x00000000 Bits [31:0] each enable protection on a 2-KB block of Flash memory in the range from 129 to 192 KB.

Register 24: Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C


Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). Flash memory up to a total of 64 KB is controlled by this register. Other **FMPPEn** registers (if any) provide protection for other 64K blocks. This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. Once committed, the only way to restore the factory default value of this register is to perform the "Recover Locked Device" sequence detailed in the JTAG chapter. If the Flash memory size on the device is less than 192 KB, this register usually reads as zeroes, but software should not rely on these bits to be zero. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 3 (FMPPE3)

Base 0x400F.E000 Offset 0x40C

Type R/W, reset 0x0000.0000



31:0 PROG_ENABLE R/W 0x00000000 Flash Pro

Flash Programming Enable

Configures 2-KB flash blocks to be execute only. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0x00000000 Bits [31:0] each enable protection on a 2-KB block of Flash memory in the range from 193 to 256 KB.


8 Micro Direct Memory Access (µDMA)

The LM3S9790 microcontroller includes a Direct Memory Access (DMA) controller, known as micro-DMA (μ DMA). The μ DMA controller provides a way to offload data transfer tasks from the Cortex TM-M3 processor, allowing for more efficient use of the processor and the available bus bandwidth. The μ DMA controller can perform transfers between memory and peripherals. It has dedicated channels for each supported on-chip module and can be programmed to automatically perform transfers between peripherals and memory as the peripheral is ready to transfer more data. The μ DMA controller provides the following features:

- ARM® PrimeCell® 32-channel configurable µDMA controller
- Support for memory-to-memory, memory-to-peripheral, and peripheral-to-memory in multiple transfer modes
 - Basic for simple transfer scenarios
 - Ping-pong for continuous data flow
 - Scatter-gather for a programmable list of arbitrary transfers initiated from a single request
- Highly flexible and configurable channel operation
 - Independently configured and operated channels
 - Dedicated channels for supported on-chip modules
 - Primary and secondary channel assignments
 - One channel each for receive and transmit path for bidirectional modules
 - Dedicated channel for software-initiated transfers
 - Per-channel configurable priority scheme
 - Optional software-initiated requests for any channel
- Two levels of priority
- Design optimizations for improved bus access performance between µDMA controller and the processor core
 - µDMA controller access is subordinate to core access
 - RAM striping
 - Peripheral bus segmentation
- Data sizes of 8, 16, and 32 bits
- Transfer size is programmable in binary steps from 1 to 1024
- Source and destination address increment size of byte, half-word, word, or no increment
- Maskable peripheral requests

8.1 Block Diagram

Figure 8-1. µDMA Block Diagram



8.2 Functional Description

The μ DMA controller is a flexible and highly configurable DMA controller designed to work efficiently with the microcontroller's Cortex-M3 processor core. It supports multiple data sizes and address increment schemes, multiple levels of priority among DMA channels, and several transfer modes to allow for sophisticated programmed data transfers. The μ DMA controller's usage of the bus is always subordinate to the processor core, so it never holds up a bus transaction by the processor. Because the μ DMA controller is only using otherwise-idle bus cycles, the data transfer bandwidth it provides is essentially free, with no impact on the rest of the system. The bus architecture has been optimized to greatly enhance the ability of the processor core and the μ DMA controller to efficiently share the on-chip bus, thus improving performance. The optimizations include RAM striping and peripheral bus segmentation, which in many cases allow both the processor core and the μ DMA controller to access the bus and perform simultaneous data transfers.

The μ DMA controller can transfer data to and from the on-chip SRAM. However, because the Flash memory and ROM are located on a separate internal bus, it is not possible to transfer data from the Flash memory or ROM with the μ DMA controller.

Each peripheral function that is supported has a dedicated channel on the μ DMA controller that can be configured independently. The μ DMA controller implements a unique configuration method using channel control structures that are maintained in system memory by the processor. While simple transfer modes are supported, it is also possible to build up sophisticated "task" lists in memory that allow the μ DMA controller to perform arbitrary-sized transfers to and from arbitrary locations as part of a single transfer request. The μ DMA controller also supports the use of ping-pong buffering to accommodate constant streaming of data to or from a peripheral.

Each channel also has a configurable arbitration size. The arbitration size is the number of items that are transferred in a burst before the µDMA controller rearbitrates for channel priority. Using the

arbitration size, it is possible to control exactly how many items are transferred to or from a peripheral each time it makes a µDMA service request.

8.2.1 Channel Assignments

μDMA channels 0-31 are assigned to peripherals according to the following table. The **DMA Channel Assignment (DMACHASGN)** register (see page 411) can be used to specify the primary or secondary assignment. If the primary function is not available on this microcontroller, the secondary function becomes the primary function. If the secondary function is not available, the primary function is the only option.

Note: Channels noted in the table as "Available for software" may be assigned to peripherals in the future. However, they are currently available for software use. Channel 30 is dedicated for software use.

The USB endpoints mapped to μ DMA channels 0-3 can be changed with the **USBDMASEL** register (see page 1121).

Because of the way the μDMA controller interacts with peripherals, the μDMA channel for the peripheral must be enabled in order for the μDMA controller to be able to read and write the peripheral registers, even if a different μDMA channel is used to perform the μDMA transfer. To minimize confusion and chance of software errors, it is best practice to use a peripheral's μDMA channel for performing all μDMA transfers for that peripheral, even if it is processor-triggered and using AUTO mode, which could be considered a software transfer. Note that if the software channel is used, interrupts occur on the dedicated μDMA interrupt vector. If the peripheral channel is used, then the interrupt occurs on the interrupt vector for the peripheral.

Table 8-1. µDMA Channel Assignments

μDMA Channel	Primary Assignment	Secondary Assignment
0	USB Endpoint 1 Receive	UART2 Receive
1	USB Endpoint 1 Transmit	UART2 Transmit
2	USB Endpoint 2 Receive	General-Purpose Timer 3A
3	USB Endpoint 2 Transmit	General-Purpose Timer 3B
4	USB Endpoint 3 Receive	General-Purpose Timer 2A
5	USB Endpoint 3 Transmit	General-Purpose Timer 2B
6	Ethernet Receive	General-Purpose Timer 2A
7	Ethernet Transmit	General-Purpose Timer 2B
8	UART0 Receive	UART1 Receive
9	UART0 Transmit	UART1 Transmit
10	SSI0 Receive	SSI1 Receive
11	SSI0 Transmit	SSI1 Transmit
12	Available for software	UART2 Receive
13	Available for software	UART2 Transmit
14	ADC0 Sample Sequencer 0	General-Purpose Timer 2A
15	ADC0 Sample Sequencer 1	General-Purpose Timer 2B
16	ADC0 Sample Sequencer 2	Available for software
17	ADC0 Sample Sequencer 3	Available for software
18	General-Purpose Timer 0A	General-Purpose Timer 1A
19	General-Purpose Timer 0B	General-Purpose Timer 1B

Table 8-1. µDMA Channel Assignments (continued)

μDMA Channel	Primary Assignment	Secondary Assignment
20	General-Purpose Timer 1A	EPI0 NBRFIFO
21	General-Purpose Timer 1B	EPI0 WFIFO
22	UART1 Receive	Available for software
23	UART1 Transmit	Available for software
24	SSI1 Receive	ADC1 Sample Sequencer 0
25	SSI1 Transmit	ADC1 Sample Sequencer 1
26	Available for software	ADC1 Sample Sequencer 2
27	Available for software	ADC1 Sample Sequencer 3
28	I ² S0 Receive	Available for software
29	I ² S0 Transmit	Available for software
30	Dedicated for software use	
31	Reserved	

8.2.2 Priority

The µDMA controller assigns priority to each channel based on the channel number and the priority level bit for the channel. Channel number 0 has the highest priority and as the channel number increases, the priority of a channel decreases. Each channel has a priority level bit to provide two levels of priority: default priority and high priority. If the priority level bit is set, then that channel has higher priority than all other channels at default priority. If multiple channels are set for high priority, then the channel number is used to determine relative priority among all the high priority channels.

The priority bit for a channel can be set using the **DMA Channel Priority Set (DMAPRIOSET)** register and cleared with the **DMA Channel Priority Clear (DMAPRIOCLR)** register.

8.2.3 Arbitration Size

When a μ DMA channel requests a transfer, the μ DMA controller arbitrates among all the channels making a request and services the μ DMA channel with the highest priority. Once a transfer begins, it continues for a selectable number of transfers before rearbitrating among the requesting channels again. The arbitration size can be configured for each channel, ranging from 1 to 1024 item transfers. After the μ DMA controller transfers the number of items specified by the arbitration size, it then checks among all the channels making a request and services the channel with the highest priority.

If a lower priority μ DMA channel uses a large arbitration size, the latency for higher priority channels is increased because the μ DMA controller completes the lower priority burst before checking for higher priority requests. Therefore, lower priority channels should not use a large arbitration size for best response on high priority channels.

The arbitration size can also be thought of as a burst size. It is the maximum number of items that are transferred at any one time in a burst. Here, the term arbitration refers to determination of μDMA channel priority, not arbitration for the bus. When the μDMA controller arbitrates for the bus, the processor always takes priority. Furthermore, the μDMA controller is held off whenever the processor must perform a bus transaction on the same bus, even in the middle of a burst transfer.

8.2.4 Request Types

The µDMA controller responds to two types of requests from a peripheral: single or burst. Each peripheral may support either or both types of requests. A single request means that the peripheral

is ready to transfer one item, while a burst request means that the peripheral is ready to transfer multiple items.

The μ DMA controller responds differently depending on whether the peripheral is making a single request or a burst request. If both are asserted, and the μ DMA channel has been set up for a burst transfer, then the burst request takes precedence. See Table 8-2 on page 367, which shows how each peripheral supports the two request types.

Table 8-2. Request Type Support

Peripheral	Single Request Signal	Burst Request Signal
ADC	None	Sequencer IE bit
EPI WFIFO	None	WFIFO Level (configurable)
EPI NBRFIFO	None	NBRFIFO Level (configurable)
Ethernet TX	TX FIFO empty	None
Ethernet RX	RX packet received	None
General-Purpose Timer	Raw interrupt pulse	None
I ² S TX	None	FIFO service request
I ² S RX	None	FIFO service request
SSITX	TX FIFO Not Full	TX FIFO Level (fixed at 4)
SSI RX	RX FIFO Not Empty	RX FIFO Level (fixed at 4)
UART TX	TX FIFO Not Full	TX FIFO Level (configurable)
UART RX	RX FIFO Not Empty	RX FIFO Level (configurable)
USB TX	None	FIFO TXRDY
USB RX	None	FIFO RXRDY

8.2.4.1 Single Request

When a single request is detected, and not a burst request, the µDMA controller transfers one item and then stops to wait for another request.

8.2.4.2 Burst Request

When a burst request is detected, the μ DMA controller transfers the number of items that is the lesser of the arbitration size or the number of items remaining in the transfer. Therefore, the arbitration size should be the same as the number of data items that the peripheral can accommodate when making a burst request. For example, the UART generates a burst request based on the FIFO trigger level. In this case, the arbitration size should be set to the amount of data that the FIFO can transfer when the trigger level is reached. A burst transfer runs to completion once it is started, and cannot be interrupted, even by a higher priority channel. Burst transfers complete in a shorter time than the same number of non-burst transfers.

It may be desirable to use only burst transfers and not allow single transfers. For example, perhaps the nature of the data is such that it only makes sense when transferred together as a single unit rather than one piece at a time. The single request can be disabled by using the **DMA Channel Useburst Set (DMAUSEBURSTSET)** register. By setting the bit for a channel in this register, the μDMA controller only responds to burst requests for that channel.

8.2.5 Channel Configuration

The μ DMA controller uses an area of system memory to store a set of channel control structures in a table. The control table may have one or two entries for each μ DMA channel. Each entry in the table structure contains source and destination pointers, transfer size, and transfer mode. The

control table can be located anywhere in system memory, but it must be contiguous and aligned on a 1024-byte boundary.

Table 8-3 on page 368 shows the layout in memory of the channel control table. Each channel may have one or two control structures in the control table: a primary control structure and an optional alternate control structure. The table is organized so that all of the primary entries are in the first half of the table, and all the alternate structures are in the second half of the table. The primary entry is used for simple transfer modes where transfers can be reconfigured and restarted after each transfer is complete. In this case, the alternate control structures are not used and therefore only the first half of the table must be allocated in memory; the second half of the control table is not necessary, and that memory can be used for something else. If a more complex transfer mode is used such as ping-pong or scatter-gather, then the alternate control structure is also used and memory space should be allocated for the entire table.

Any unused memory in the control table may be used by the application. This includes the control structures for any channels that are unused by the application as well as the unused control word for each channel.

Offset	Channel
0x0	0, Primary
0x10	1, Primary
0x1F0	31, Primary
0x200	0, Alternate
0x210	1, Alternate
0x3F0	31, Alternate

Table 8-3. Control Structure Memory Map

Table 8-4 shows an individual control structure entry in the control table. Each entry is aligned on a 16-byte boundary. The entry contains four long words: the source end pointer, the destination end pointer, the control word, and an unused entry. The end pointers point to the ending address of the transfer and are inclusive. If the source or destination is non-incrementing (as for a peripheral register), then the pointer should point to the transfer address.

Table 8-4. Channel Control Structure

Offset	Description
0x000	Source End Pointer
0x004	Destination End Pointer
0x008	Control Word
0x00C	Unused

The control word contains the following fields:

- Source and destination data sizes
- Source and destination address increment size
- Number of transfers before bus arbitration
- Total number of items to transfer

- Useburst flag
- Transfer mode

The control word and each field are described in detail in " μ DMA Channel Control Structure" on page 385. The μ DMA controller updates the transfer size and transfer mode fields as the transfer is performed. At the end of a transfer, the transfer size indicates 0, and the transfer mode indicates "stopped." Because the control word is modified by the μ DMA controller, it must be reconfigured before each new transfer. The source and destination end pointers are not modified, so they can be left unchanged if the source or destination addresses remain the same.

Prior to starting a transfer, a µDMA channel must be enabled by setting the appropriate bit in the **DMA Channel Enable Set (DMAENASET)** register. A channel can be disabled by setting the channel bit in the **DMA Channel Enable Clear (DMAENACLR)** register. At the end of a complete µDMA transfer, the controller automatically disables the channel.

8.2.6 Transfer Modes

The µDMA controller supports several transfer modes. Two of the modes support simple one-time transfers. Several complex modes support a continuous flow of data.

8.2.6.1 Stop Mode

While Stop is not actually a transfer mode, it is a valid value for the mode field of the control word. When the mode field has this value, the μ DMA controller does not perform any transfers and disables the channel if it is enabled. At the end of a transfer, the μ DMA controller updates the control word to set the mode to Stop.

8.2.6.2 **Basic Mode**

In Basic mode, the μ DMA controller performs transfers as long as there are more items to transfer, and a transfer request is present. This mode is used with peripherals that assert a μ DMA request signal whenever the peripheral is ready for a data transfer. Basic mode should not be used in any situation where the request is momentary even though the entire transfer should be completed. For example, a software-initiated transfer creates a momentary request, and in Basic mode, only the number of transfers specified by the ARBSIZE field in the **DMA Channel Control Word (DMACHCTL)** register is transferred on a software request, even if there is more data to transfer.

When all of the items have been transferred using Basic mode, the µDMA controller sets the mode for that channel to Stop.

8.2.6.3 Auto Mode

Auto mode is similar to Basic mode, except that once a transfer request is received, the transfer runs to completion, even if the μ DMA request is removed. This mode is suitable for software-triggered transfers. Generally, Auto mode is not used with a peripheral.

When all the items have been transferred using Auto mode, the μDMA controller sets the mode for that channel to Stop.


8.2.6.4 **Ping-Pong**

Ping-Pong mode is used to support a continuous data flow to or from a peripheral. To use Ping-Pong mode, both the primary and alternate data structures must be implemented. Both structures are set up by the processor for data transfer between memory and a peripheral. The transfer is started using the primary control structure. When the transfer using the primary control structure is complete, the μ DMA controller reads the alternate control structure for that channel to continue the transfer.

Each time this happens, an interrupt is generated, and the processor can reload the control structure for the just-completed transfer. Data flow can continue indefinitely this way, using the primary and alternate control structures to switch back and forth between buffers as the data flows to or from the peripheral.

Refer to Figure 8-2 on page 370 for an example showing operation in Ping-Pong mode.

Figure 8-2. Example of Ping-Pong µDMA Transaction



8.2.6.5 Memory Scatter-Gather

Memory Scatter-Gather mode is a complex mode used when data must be transferred to or from varied locations in memory instead of a set of contiguous locations in a memory buffer. For example, a gather μ DMA operation could be used to selectively read the payload of several stored packets of a communication protocol and store them together in sequence in a memory buffer.

In Memory Scatter-Gather mode, the primary control structure is used to program the alternate control structure from a table in memory. The table is set up by the processor software and contains a list of control structures, each containing the source and destination end pointers, and the control word for a specific transfer. The mode of each control word must be set to Scatter-Gather mode. Each entry in the table is copied in turn to the alternate structure where it is then executed. The μ DMA controller alternates between using the primary control structure to copy the next transfer instruction from the list and then executing the new transfer instruction. The end of the list is marked by programming the control word for the last entry to use Auto transfer mode. Once the last transfer is performed using Auto mode, the μ DMA controller stops. A completion interrupt is generated only after the last transfer. It is possible to loop the list by having the last entry copy the primary control structure to point back to the beginning of the list (or to a new list). It is also possible to trigger a set of other channels to perform a transfer, either directly, by programming a write to the software trigger for another channel, or indirectly, by causing a peripheral action that results in a μ DMA request.

By programming the μ DMA controller using this method, a set of arbitrary transfers can be performed based on a single μ DMA request.

Refer to Figure 8-3 on page 372 and Figure 8-4 on page 373, which show an example of operation in Memory Scatter-Gather mode. This example shows a *gather* operation, where data in three separate buffers in memory is copied together into one buffer. Figure 8-3 on page 372 shows how the application sets up a μ DMA task list in memory that is used by the controller to perform three sets of copy operations from different locations in memory. The primary control structure for the channel that is used for the operation is configured to copy from the task list to the alternate control structure.

Figure 8-4 on page 373 shows the sequence as the μ DMA controller performs the three sets of copy operations. First, using the primary control structure, the μ DMA controller loads the alternate control structure with task A. It then performs the copy operation specified by task A, copying the data from the source buffer A to the destination buffer. Next, the μ DMA controller again uses the primary control structure to load task B into the alternate control structure, and then performs the B operation with the alternate control structure. The process is repeated for task C.





Figure 8-3. Memory Scatter-Gather, Setup and Configuration

NOTES:


- 1. Application has a need to copy data items from three separate locations in memory into one combined buffer.
- 2. Application sets up μDMA "task list" in memory, which contains the pointers and control configuration for three μDMA copy "tasks."
- 3. Application sets up the channel primary control structure to copy each task configuration, one at a time, to the alternate control structure, where it is executed by the μDMA controller.

Figure 8-4. Memory Scatter-Gather, µDMA Copy Sequence




Using the channel's primary control structure, the μDMA controller copies task A configuration to the channel's alternate control structure.

Then, using the channel's alternate control structure, the μDMA controller copies data from the source buffer A to the destination buffer.



Using the channel's primary control structure, the μDMA controller copies task B configuration to the channel's alternate control structure.

Then, using the channel's alternate control structure, the μDMA controller copies data from the source buffer B to the destination buffer.



Using the channel's primary control structure, the μDMA controller copies task C configuration to the channel's alternate control structure.

Then, using the channel's alternate control structure, the μDMA controller copies data from the source buffer C to the destination buffer.

8.2.6.6 Peripheral Scatter-Gather

Peripheral Scatter-Gather mode is very similar to Memory Scatter-Gather, except that the transfers are controlled by a peripheral making a μ DMA request. Upon detecting a request from the peripheral, the μ DMA controller uses the primary control structure to copy one entry from the list to the alternate control structure and then performs the transfer. At the end of this transfer, the next transfer is started only if the peripheral again asserts a μ DMA request. The μ DMA controller continues to perform transfers from the list only when the peripheral is making a request, until the last transfer is complete. A completion interrupt is generated only after the last transfer.

By using this method, the μ DMA controller can transfer data to or from a peripheral from a set of arbitrary locations whenever the peripheral is ready to transfer data.

Refer to Figure 8-5 on page 375 and Figure 8-6 on page 376, which show an example of operation in Peripheral Scatter-Gather mode. This example shows a gather operation, where data from three separate buffers in memory is copied to a single peripheral data register. Figure 8-5 on page 375 shows how the application sets up a μ DMA task list in memory that is used by the controller to perform three sets of copy operations from different locations in memory. The primary control structure for the channel that is used for the operation is configured to copy from the task list to the alternate control structure.

Figure 8-6 on page 376 shows the sequence as the μ DMA controller performs the three sets of copy operations. First, using the primary control structure, the μ DMA controller loads the alternate control structure with task A. It then performs the copy operation specified by task A, copying the data from the source buffer A to the peripheral data register. Next, the μ DMA controller again uses the primary control structure to load task B into the alternate control structure, and then performs the B operation with the alternate control structure. The process is repeated for task C.





Figure 8-5. Peripheral Scatter-Gather, Setup and Configuration

NOTES:


- 1. Application has a need to copy data items from three separate locations in memory into a peripheral data register.
- Application sets up μDMA "task list" in memory, which contains the pointers and control configuration for three μDMA copy "tasks."
- 3. Application sets up the channel primary control structure to copy each task configuration, one at a time, to the alternate control structure, where it is executed by the μDMA controller.

Figure 8-6. Peripheral Scatter-Gather, µDMA Copy Sequence



Using the channel's primary control structure, the μDMA controller copies task A configuration to the channel's alternate control structure.


Then, using the channel's alternate control structure, the μDMA controller copies data from the source buffer A to the peripheral data register.



Using the channel's primary control structure, the μDMA controller copies task B configuration to the channel's alternate control structure.

Then, using the channel's alternate control structure, the μDMA controller copies data from the source buffer B to the peripheral data register.

Task List uDMA Control Table Buffers



Using the channel's primary control structure, the μDMA controller copies task C configuration to the channel's alternate control structure.

Then, using the channel's alternate control structure, the μDMA controller copies data from the source buffer C to the peripheral data register.

8.2.7 Transfer Size and Increment

The μDMA controller supports transfer data sizes of 8, 16, or 32 bits. The source and destination data size must be the same for any given transfer. The source and destination address can be auto-incremented by bytes, half-words, or words, or can be set to no increment. The source and destination address increment values can be set independently, and it is not necessary for the address increment to match the data size as long as the increment is the same or larger than the data size. For example, it is possible to perform a transfer using 8-bit data size, but using an address increment of full words (4 bytes). The data to be transferred must be aligned in memory according to the data size (8, 16, or 32 bits).

Table 8-5 shows the configuration to read from a peripheral that supplies 8-bit data.

Table 8-5. µDMA Read Example: 8-Bit Peripheral

Field	Configuration
Source data size	8 bits
Destination data size	8 bits
Source address increment	No increment
Destination address increment	Byte
Source end pointer	Peripheral read FIFO register
Destination end pointer	End of the data buffer in memory

8.2.8 Peripheral Interface

Each peripheral that supports μ DMA has a single request and/or burst request signal that is asserted when the peripheral is ready to transfer data (see Table 8-2 on page 367). The request signal can be disabled or enabled using the **DMA Channel Request Mask Set (DMAREQMASKSET)** and **DMA Channel Request Mask Clear (DMAREQMASKCLR)** registers. The μ DMA request signal is disabled, or masked, when the channel request mask bit is set. When the request is not masked, the μ DMA channel is configured correctly and enabled, and the peripheral asserts the request signal, the μ DMA controller begins the transfer.

Note: When using μ DMA to transfer data to and from a peripheral, the peripheral must disable all interrupts to the NVIC.

When a μ DMA transfer is complete, the μ DMA controller generates an interrupt, see "Interrupts and Errors" on page 378 for more information.

For more information on how a specific peripheral interacts with the μ DMA controller, refer to the DMA Operation section in the chapter that discusses that peripheral.

8.2.9 Software Request

One μ DMA channel is dedicated to software-initiated transfers. This channel also has a dedicated interrupt to signal completion of a μ DMA transfer. A transfer is initiated by software by first configuring and enabling the transfer, and then issuing a software request using the **DMA Channel Software Request (DMASWREQ)** register. For software-based transfers, the Auto transfer mode should be used.

It is possible to initiate a transfer on any channel using the **DMASWREQ** register. If a request is initiated by software using a peripheral µDMA channel, then the completion interrupt occurs on the interrupt vector for the peripheral instead of the software interrupt vector. Any channel may be used for software requests as long as the corresponding peripheral is not using µDMA for data transfer.

8.2.10 Interrupts and Errors

When a μ DMA transfer is complete, the μ DMA controller generates a completion interrupt on the interrupt vector of the peripheral. Therefore, if μ DMA is used to transfer data for a peripheral and interrupts are used, then the interrupt handler for that peripheral must be designed to handle the μ DMA transfer completion interrupt. If the transfer uses the software μ DMA channel, then the completion interrupt occurs on the dedicated software μ DMA interrupt vector (see Table 8-6 on page 378).

When μDMA is enabled for a peripheral, the μDMA controller stops the normal transfer interrupts for a peripheral from reaching the interrupt controller (the interrupts are still reported in the peripheral's interrupt registers). Thus, when a large amount of data is transferred using μDMA , instead of receiving multiple interrupts from the peripheral as data flows, the interrupt controller receives only one interrupt when the transfer is complete. Unmasked peripheral error interrupts continue to be sent to the interrupt controller.

If the μ DMA controller encounters a bus or memory protection error as it attempts to perform a data transfer, it disables the μ DMA channel that caused the error and generates an interrupt on the μ DMA error interrupt vector. The processor can read the **DMA Bus Error Clear (DMAERRCLR)** register to determine if an error is pending. The ERRCLR bit is set if an error occurred. The error can be cleared by writing a 1 to the ERRCLR bit.

Table 8-6 shows the dedicated interrupt assignments for the µDMA controller.

Table 8-6. µDMA Interrupt Assignments

Interrupt	Assignment
46	μDMA Software Channel Transfer
47	μDMA Error

8.3 Initialization and Configuration

8.3.1 Module Initialization

Before the μ DMA controller can be used, it must be enabled in the System Control block and in the peripheral. The location of the channel control structure must also be programmed.

The following steps should be performed one time during system initialization:

- 1. The μDMA peripheral must be enabled in the System Control block. To do this, set the UDMA bit of the System Control **RCGC2** register (see page 283).
- 2. Enable the μDMA controller by setting the MASTEREN bit of the **DMA Configuration (DMACFG)** register.
- Program the location of the channel control table by writing the base address of the table to the DMA Channel Control Base Pointer (DMACTLBASE) register. The base address must be aligned on a 1024-byte boundary.

8.3.2 Configuring a Memory-to-Memory Transfer

μDMA channel 30 is dedicated for software-initiated transfers. However, any channel can be used for software-initiated, memory-to-memory transfer if the associated peripheral is not being used.

8.3.2.1 Configure the Channel Attributes

First, configure the channel attributes:

- 1. Program bit 30 of the DMA Channel Priority Set (DMAPRIOSET) or DMA Channel Priority Clear (DMAPRIOCLR) registers to set the channel to High priority or Default priority.
- 2. Set bit 30 of the **DMA Channel Primary Alternate Clear (DMAALTCLR)** register to select the primary channel control structure for this transfer.
- 3. Set bit 30 of the **DMA Channel Useburst Clear (DMAUSEBURSTCLR)** register to allow the μDMA controller to respond to single and burst requests.
- **4.** Set bit 30 of the **DMA Channel Request Mask Clear (DMAREQMASKCLR)** register to allow the μDMA controller to recognize requests for this channel.

8.3.2.2 Configure the Channel Control Structure

Now the channel control structure must be configured.

This example transfers 256 words from one memory buffer to another. Channel 30 is used for a software transfer, and the control structure for channel 30 is at offset 0x1E0 of the channel control table. The channel control structure for channel 30 is located at the offsets shown in Table 8-7.

Table 8-7. Channel Control Structure Offsets for Channel 30

Offset	Description	
Control Table Base + 0x1E0	Channel 30 Source End Pointer	
Control Table Base + 0x1E4	Channel 30 Destination End Pointer	
Control Table Base + 0x1E8	Channel 30 Control Word	

Configure the Source and Destination

The source and destination end pointers must be set to the last address for the transfer (inclusive).

- 1. Program the source end pointer at offset 0x1E0 to the address of the source buffer + 0x3FC.
- Program the destination end pointer at offset 0x1E4 to the address of the destination buffer + 0x3FC.

The control word at offset 0x1E8 must be programmed according to Table 8-8.

Table 8-8. Channel Control Word Configuration for Memory Transfer Example

Field in DMACHCTL	Bits	Value	Description
DSTINC	31:30	2	32-bit destination address increment
DSTSIZE	29:28	2	32-bit destination data size
SRCINC	27:26	2	32-bit source address increment
SRCSIZE	25:24	2	32-bit source data size
reserved	23:18	0	Reserved
ARBSIZE	17:14	3	Arbitrates after 8 transfers
XFERSIZE	13:4	255	Transfer 256 items
NXTUSEBURST	3	0	N/A for this transfer type
XFERMODE	2:0	2	Use Auto-request transfer mode

8.3.2.3 Start the Transfer

Now the channel is configured and is ready to start.

- Enable the channel by setting bit 30 of the DMA Channel Enable Set (DMAENASET) register.
- 2. Issue a transfer request by setting bit 30 of the **DMA Channel Software Request (DMASWREQ)** register.

The µDMA transfer begins. If the interrupt is enabled, then the processor is notified by interrupt when the transfer is complete. If needed, the status can be checked by reading bit 30 of the **DMAENASET** register. This bit is automatically cleared when the transfer is complete. The status can also be checked by reading the XFERMODE field of the channel control word at offset 0x1E8. This field is automatically cleared at the end of the transfer.

8.3.3 Configuring a Peripheral for Simple Transmit

This example configures the μ DMA controller to transmit a buffer of data to a peripheral. The peripheral has a transmit FIFO with a trigger level of 4. The example peripheral uses μ DMA channel 7.

8.3.3.1 Configure the Channel Attributes

First, configure the channel attributes:

- 1. Configure bit 7 of the **DMA Channel Priority Set (DMAPRIOSET)** or **DMA Channel Priority Clear (DMAPRIOCLR)** registers to set the channel to High priority or Default priority.
- 2. Set bit 7 of the **DMA Channel Primary Alternate Clear (DMAALTCLR)** register to select the primary channel control structure for this transfer.
- 3. Set bit 7 of the **DMA Channel Useburst Clear (DMAUSEBURSTCLR)** register to allow the μDMA controller to respond to single and burst requests.
- **4.** Set bit 7 of the **DMA Channel Request Mask Clear (DMAREQMASKCLR)** register to allow the μDMA controller to recognize requests for this channel.

8.3.3.2 Configure the Channel Control Structure

This example transfers 64 bytes from a memory buffer to the peripheral's transmit FIFO register using μ DMA channel 7. The control structure for channel 7 is at offset 0x070 of the channel control table. The channel control structure for channel 7 is located at the offsets shown in Table 8-9.

Table 8-9. Channel Control Structure Offsets for Channel 7

Offset	Description	
Control Table Base + 0x070	Channel 7 Source End Pointer	
Control Table Base + 0x074	Channel 7 Destination End Pointer	
Control Table Base + 0x078	Channel 7 Control Word	

Configure the Source and Destination

The source and destination end pointers must be set to the last address for the transfer (inclusive). Because the peripheral pointer does not change, it simply points to the peripheral's data register.

1. Program the source end pointer at offset 0x070 to the address of the source buffer + 0x3F.

2. Program the destination end pointer at offset 0x074 to the address of the peripheral's transmit FIFO register.

The control word at offset 0x078 must be programmed according to Table 8-10.

Table 8-10. Channel Control Word Configuration for Peripheral Transmit Example

Field in DMACHCTL	Bits	Value	Description
DSTINC	31:30	3	Destination address does not increment
DSTSIZE	29:28	0	8-bit destination data size
SRCINC	27:26	0	8-bit source address increment
SRCSIZE	25:24	0	8-bit source data size
reserved	23:18	0	Reserved
ARBSIZE	17:14	2	Arbitrates after 4 transfers
XFERSIZE	13:4	63	Transfer 64 items
NXTUSEBURST	3	0	N/A for this transfer type
XFERMODE	2:0	1	Use Basic transfer mode

Note: In this example, it is not important if the peripheral makes a single request or a burst request. Because the peripheral has a FIFO that triggers at a level of 4, the arbitration size is set to 4. If the peripheral does make a burst request, then 4 bytes are transferred, which is what the FIFO can accommodate. If the peripheral makes a single request (if there is any space in the FIFO), then one byte is transferred at a time. If it is important to the application that transfers only be made in bursts, then the Channel Useburst SET[7] bit should be set in the DMA Channel Useburst Set (DMAUSEBURSTSET) register.

8.3.3.3 Start the Transfer

Now the channel is configured and is ready to start.

Enable the channel by setting bit 7 of the DMA Channel Enable Set (DMAENASET) register.

The μ DMA controller is now configured for transfer on channel 7. The controller makes transfers to the peripheral whenever the peripheral asserts a μ DMA request. The transfers continue until the entire buffer of 64 bytes has been transferred. When that happens, the μ DMA controller disables the channel and sets the XFERMODE field of the channel control word to 0 (Stopped). The status of the transfer can be checked by reading bit 7 of the **DMA Channel Enable Set (DMAENASET)** register. This bit is automatically cleared when the transfer is complete. The status can also be checked by reading the XFERMODE field of the channel control word at offset 0x078. This field is automatically cleared at the end of the transfer.

If peripheral interrupts are enabled, then the peripheral interrupt handler receives an interrupt when the entire transfer is complete.

8.3.4 Configuring a Peripheral for Ping-Pong Receive

This example configures the μ DMA controller to continuously receive 8-bit data from a peripheral into a pair of 64-byte buffers. The peripheral has a receive FIFO with a trigger level of 8. The example peripheral uses μ DMA channel 8.

8.3.4.1 Configure the Channel Attributes

First, configure the channel attributes:

- 1. Configure bit 8 of the **DMA Channel Priority Set (DMAPRIOSET)** or **DMA Channel Priority Clear (DMAPRIOCLR)** registers to set the channel to High priority or Default priority.
- 2. Set bit 8 of the **DMA Channel Primary Alternate Clear (DMAALTCLR)** register to select the primary channel control structure for this transfer.
- 3. Set bit 8 of the **DMA Channel Useburst Clear (DMAUSEBURSTCLR)** register to allow the µDMA controller to respond to single and burst requests.
- **4.** Set bit 8 of the **DMA Channel Request Mask Clear (DMAREQMASKCLR)** register to allow the μDMA controller to recognize requests for this channel.

8.3.4.2 Configure the Channel Control Structure

This example transfers bytes from the peripheral's receive FIFO register into two memory buffers of 64 bytes each. As data is received, when one buffer is full, the μ DMA controller switches to use the other.

To use Ping-Pong buffering, both primary and alternate channel control structures must be used. The primary control structure for channel 8 is at offset 0x080 of the channel control table, and the alternate channel control structure is at offset 0x280. The channel control structures for channel 8 are located at the offsets shown in Table 8-11.

Table 8-11. Primary and Alternate Channel Control Structure Offsets for Channel 8

Offset	Description	
Control Table Base + 0x080	Channel 8 Primary Source End Pointer	
Control Table Base + 0x084	Channel 8 Primary Destination End Pointer	
Control Table Base + 0x088	Channel 8 Primary Control Word	
Control Table Base + 0x280	Channel 8 Alternate Source End Pointer	
Control Table Base + 0x284	Channel 8 Alternate Destination End Pointer	
Control Table Base + 0x288	Channel 8 Alternate Control Word	

Configure the Source and Destination

The source and destination end pointers must be set to the last address for the transfer (inclusive). Because the peripheral pointer does not change, it simply points to the peripheral's data register. Both the primary and alternate sets of pointers must be configured.

- **1.** Program the primary source end pointer at offset 0x080 to the address of the peripheral's receive buffer.
- 2. Program the primary destination end pointer at offset 0x084 to the address of ping-pong buffer A + 0x3F.
- **3.** Program the alternate source end pointer at offset 0x280 to the address of the peripheral's receive buffer.
- **4.** Program the alternate destination end pointer at offset 0x284 to the address of ping-pong buffer B + 0x3F.

The primary control word at offset 0x088 and the alternate control word at offset 0x288 are initially programmed the same way.

1. Program the primary channel control word at offset 0x088 according to Table 8-12.

2. Program the alternate channel control word at offset 0x288 according to Table 8-12.

Table 8-12. Channel Control Word Configuration for Peripheral Ping-Pong Receive Example

Field in DMACHCTL	Bits	Value	Description
DSTINC	31:30	0	8-bit destination address increment
DSTSIZE	29:28	0	8-bit destination data size
SRCINC	27:26	3	Source address does not increment
SRCSIZE	25:24	0	8-bit source data size
reserved	23:18	0	Reserved
ARBSIZE	17:14	3	Arbitrates after 8 transfers
XFERSIZE	13:4	63	Transfer 64 items
NXTUSEBURST	3	0	N/A for this transfer type
XFERMODE	2:0	3	Use Ping-Pong transfer mode

Note: In this example, it is not important if the peripheral makes a single request or a burst request. Because the peripheral has a FIFO that triggers at a level of 8, the arbitration size is set to 8. If the peripheral does make a burst request, then 8 bytes are transferred, which is what the FIFO can accommodate. If the peripheral makes a single request (if there is any data in the FIFO), then one byte is transferred at a time. If it is important to the application that transfers only be made in bursts, then the Channel Useburst SET[8] bit should be set in the DMA Channel Useburst Set (DMAUSEBURSTSET) register.

8.3.4.3 Configure the Peripheral Interrupt

An interrupt handler should be configured when using μDMA Ping-Pong mode, it is best to use an interrupt handler. However, the Ping-Pong mode can be configured without interrupts by polling. The interrupt handler is triggered after each buffer is complete.

1. Configure and enable an interrupt handler for the peripheral.

8.3.4.4 Enable the µDMA Channel

Now the channel is configured and is ready to start.

1. Enable the channel by setting bit 8 of the **DMA Channel Enable Set (DMAENASET)** register.

8.3.4.5 Process Interrupts

The μ DMA controller is now configured and enabled for transfer on channel 8. When the peripheral asserts the μ DMA request signal, the μ DMA controller makes transfers into buffer A using the primary channel control structure. When the primary transfer to buffer A is complete, it switches to the alternate channel control structure and makes transfers into buffer B. At the same time, the primary channel control word mode field is configured to indicate Stopped, and an interrupt is

When an interrupt is triggered, the interrupt handler must determine which buffer is complete and process the data or set a flag that the data must be processed by non-interrupt buffer processing code. Then the next buffer transfer must be set up.

In the interrupt handler:

1. Read the primary channel control word at offset 0x088 and check the XFERMODE field. If the field is 0, this means buffer A is complete. If buffer A is complete, then:

- **a.** Process the newly received data in buffer A or signal the buffer processing code that buffer A has data available.
- **b.** Reprogram the primary channel control word at offset 0x88 according to Table 8-12 on page 383.
- 2. Read the alternate channel control word at offset 0x288 and check the XFERMODE field. If the field is 0, this means buffer B is complete. If buffer B is complete, then:
 - **a.** Process the newly received data in buffer B or signal the buffer processing code that buffer B has data available.
 - **b.** Reprogram the alternate channel control word at offset 0x288 according to Table 8-12 on page 383.

8.3.5 Configuring Channel Assignments

Channel assignments for each μ DMA channel can be changed using the **DMACHASGN** register. Each bit represents a μ DMA channel. If the bit is set, then the secondary function is used for the channel.

Refer to Table 8-1 on page 365 for channel assignments.

For example, to use SSI1 Receive on channel 8 instead of UART0, set bit 8 of the **DMACHASGN** register.

8.4 Register Map

Table 8-13 on page 384 lists the μ DMA channel control structures and registers. The channel control structure shows the layout of one entry in the channel control table. The channel control table is located in system memory, and the location is determined by the application, that is, the base address is n/a (not applicable). In the table below, the offset for the channel control structures is the offset from the entry in the channel control table. See "Channel Configuration" on page 367 and Table 8-3 on page 368 for a description of how the entries in the channel control table are located in memory. The μ DMA register addresses are given as a hexadecimal increment, relative to the μ DMA base address of 0x400F.F000. Note that the μ DMA module clock must be enabled before the registers can be programmed (see page 283). There must be a delay of 3 system clocks after the μ DMA module clock is enabled before any μ DMA module registers are accessed.

Table 8-13. µDMA Register Map

Offset	Name	Туре	Reset	Description	See page	
μDMA Ch	annel Control Structure (Offset fro	m Channel Control	Table Base)		
0x000	DMASRCENDP	R/W	-	DMA Channel Source Address End Pointer	386	
0x004	DMADSTENDP	R/W	-	DMA Channel Destination Address End Pointer	387	
0x008	DMACHCTL	R/W	-	DMA Channel Control Word	388	
μDMA Registers (Offset from μDMA Base Address)						
0x000	DMASTAT	RO	0x001F.0000	DMA Status	393	
0x004	DMACFG	WO	-	DMA Configuration	395	
0x008	DMACTLBASE	R/W	0x0000.0000	DMA Channel Control Base Pointer	396	

Table 8-13. µDMA Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x00C	DMAALTBASE	RO	0x0000.0200	DMA Alternate Channel Control Base Pointer	397
0x010	DMAWAITSTAT	RO	0xFFFF.FFC0	DMA Channel Wait-on-Request Status	398
0x014	DMASWREQ	WO	-	DMA Channel Software Request	399
0x018	DMAUSEBURSTSET	R/W	0x0000.0000	DMA Channel Useburst Set	400
0x01C	DMAUSEBURSTCLR	WO	-	DMA Channel Useburst Clear	401
0x020	DMAREQMASKSET	R/W	0x0000.0000	DMA Channel Request Mask Set	402
0x024	DMAREQMASKCLR	WO	-	DMA Channel Request Mask Clear	403
0x028	DMAENASET	R/W	0x0000.0000	DMA Channel Enable Set	404
0x02C	DMAENACLR	WO	-	DMA Channel Enable Clear	405
0x030	DMAALTSET	R/W	0x0000.0000	DMA Channel Primary Alternate Set	406
0x034	DMAALTCLR	WO	-	DMA Channel Primary Alternate Clear	407
0x038	DMAPRIOSET	R/W	0x0000.0000	DMA Channel Priority Set	408
0x03C	DMAPRIOCLR	WO	-	DMA Channel Priority Clear	409
0x04C	DMAERRCLR	R/W	0x0000.0000	DMA Bus Error Clear	410
0x500	DMACHASGN	R/W	0x0000.0000	DMA Channel Assignment	411
0xFD0	DMAPeriphID4	RO	0x0000.0004	DMA Peripheral Identification 4	416
0xFE0	DMAPeriphID0	RO	0x0000.0030	DMA Peripheral Identification 0	412
0xFE4	DMAPeriphID1	RO	0x0000.00B2	DMA Peripheral Identification 1	413
0xFE8	DMAPeriphID2	RO	0x0000.000B	DMA Peripheral Identification 2	414
0xFEC	DMAPeriphID3	RO	0x0000.0000	DMA Peripheral Identification 3	415
0xFF0	DMAPCellID0	RO	0x0000.000D	DMA PrimeCell Identification 0	417
0xFF4	DMAPCellID1	RO	0x0000.00F0	DMA PrimeCell Identification 1	418
0xFF8	DMAPCellID2	RO	0x0000.0005	DMA PrimeCell Identification 2	419
0xFFC	DMAPCellID3	RO	0x0000.00B1	DMA PrimeCell Identification 3	420

8.5 µDMA Channel Control Structure

The μ DMA Channel Control Structure holds the transfer settings for a μ DMA channel. Each channel has two control structures, which are located in a table in system memory. Refer to "Channel Configuration" on page 367 for an explanation of the Channel Control Table and the Channel Control Structure.

The channel control structure is one entry in the channel control table. Each channel has a primary and alternate structure. The primary control structures are located at offsets 0x0, 0x10, 0x20 and so on. The alternate control structures are located at offsets 0x200, 0x210, 0x220, and so on.

Register 1: DMA Channel Source Address End Pointer (DMASRCENDP), offset 0x000


DMA Channel Source Address End Pointer (DMASRCENDP) is part of the Channel Control Structure and is used to specify the source address for a µDMA transfer.

The μ DMA controller can transfer data to and from the on-chip SRAM. However, because the Flash memory and ROM are located on a separate internal bus, it is not possible to transfer data from the Flash memory or ROM with the μ DMA controller.

Note: The offset specified is from the base address of the control structure in system memory, not the µDMA module base address.

DMA Channel Source Address End Pointer (DMASRCENDP)

Base n/a Offset 0x000 Type R/W, reset -



This field points to the last address of the μDMA transfer source (inclusive). If the source address is not incrementing (the SRCINC field in the **DMACHCTL** register is 0x3), then this field points at the source location itself (such as a peripheral data register).

Register 2: DMA Channel Destination Address End Pointer (DMADSTENDP), offset 0x004

DMA Channel Destination Address End Pointer (DMADSTENDP) is part of the Channel Control Structure and is used to specify the destination address for a μ DMA transfer.

Note: The offset specified is from the base address of the control structure in system memory, not the μ DMA module base address.

DMA Channel Destination Address End Pointer (DMADSTENDP)

Base n/a Offset 0x004 Type R/W, reset -



This field points to the last address of the µDMA transfer destination (inclusive). If the destination address is not incrementing (the DSTINC field in the **DMACHCTL** register is 0x3), then this field points at the destination location itself (such as a peripheral data register).


Register 3: DMA Channel Control Word (DMACHCTL), offset 0x008

DMA Channel Control Word (DMACHCTL) is part of the Channel Control Structure and is used to specify parameters of a μ DMA transfer.

Note: The offset specified is from the base address of the control structure in system memory, not the μ DMA module base address.

DMA Channel Control Word (DMACHCTL)

Base n/a Offset 0x008 Type R/W, reset -



Bit/Field Name Type Reset Description

31:30 DSTINC R/W - Destination Address Increment

This field configures the destination address increment.

The address increment value must be equal or greater than the value of the destination size (DSTSIZE).

Value Description

0x0 Byte

Increment by 8-bit locations

0x1 Half-word

Increment by 16-bit locations

0x2 Word

Increment by 32-bit locations

0x3 No increment

Address remains set to the value of the Destination Address End Pointer (DMADSTENDP) for the channel

29:28 DSTSIZE R/W - Destination Data Size

This field configures the destination item data size.

Note: DSTSIZE must be the same as SRCSIZE.

Value Description

0x0 Byte

8-bit data size

0x1 Half-word

16-bit data size

0x2 Word

32-bit data size

0x3 Reserved

Bit/Field	Name	Туре	Reset	Description
27:26	SRCINC	R/W	-	Source Address Increment This field configures the source address increment. The address increment value must be equal or greater than the value of the source size (SRCSIZE).
				Value Description
				0x0 Byte Increment by 8-bit locations
				0x1 Half-word Increment by 16-bit locations
				0x2 Word Increment by 32-bit locations
				0x3 No increment Address remains set to the value of the Source Address End Pointer (DMASRCENDP) for the channel
25:24	SRCSIZE	R/W	-	Source Data Size This field configures the source item data size.
				Note: DSTSIZE must be the same as SRCSIZE.
				Value Description
				0x0 Byte 8-bit data size.
				0x1 Half-word 16-bit data size.
				0x2 Word 32-bit data size.
				0x3 Reserved
23:18	reserved	R/W	-	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
17:14	ARBSIZE	R/W	-	Arbitration Size This field configures the number of transfers that can occur before the μDMA controller re-arbitrates. The possible arbitration rate configurations represent powers of 2 and are shown below.
				Value Description
				0x0 1 Transfer Arbitrates after each µDMA transfer
				0x1 2 Transfers
				0x2 4 Transfers
				0x3 8 Transfers
				0x4 16 Transfers
				0x5 32 Transfers
				0x6 64 Transfers
				0x7 128 Transfers
				0x8 256 Transfers
				0x9 512 Transfers
				0xA-0xF 1024 Transfers In this configuration, no arbitration occurs during the μDMA transfer because the maximum transfer size is 1024.
13:4	XFERSIZE	R/W	-	Transfer Size (minus 1) This field configures the total number of items to transfer. The value of this field is 1 less than the number to transfer (value 0 means transfer 1 item). The maximum value for this 10-bit field is 1023 which represents a transfer size of 1024 items. The transfer size is the number of items, not the number of bytes. If the data size is 32 bits, then this value is the number of 32-bit words to transfer. The μDMA controller updates this field immediately prior to entering the arbitration process, so it contains the number of outstanding items that is necessary to complete the μDMA cycle.
3	NXTUSEBURST	R/W	-	Next Useburst This field controls whether the Useburst SET[n] bit is automatically set for the last transfer of a peripheral scatter-gather operation. Normally, for the last transfer, if the number of remaining items to transfer is less than the arbitration size, the μDMA controller uses single transfers to complete the transaction. If this bit is set, then the controller uses a burst transfer to complete the last transfer.

Bit/Field	Name	Туре	Reset	Description	
2:0	XFERMODE	R/W	-	μDMA Transfer Mode This field configures the operating mode of the μDMA cycle. Refer "Transfer Modes" on page 369 for a detailed explanation of transfe modes. Because this register is in system RAM, it has no reset value. Theref this field should be initialized to 0 before the channel is enabled.	
				Value Description	
				0x0 Stop	
				0x1 Basic	
				0x2 Auto-Request	
				0x3 Ping-Pong	
				0x4 Memory Scatter-Gather	
				0x5 Alternate Memory Scatter-Gather	
				0x6 Peripheral Scatter-Gather	
				0x7 Alternate Peripheral Scatter-Gather	

XFERMODE Bit Field Values.

Stop

Channel is stopped or configuration data is invalid. No more transfers can occur.

Basic

For each trigger (whether from a peripheral or a software request), the µDMA controller performs the number of transfers specified by the ARBSIZE field.

Auto-Request

The initial request (software- or peripheral-initiated) is sufficient to complete the entire transfer of XFERSIZE items without any further requests.

Ping-Pong

This mode uses both the primary and alternate control structures for this channel. When the number of transfers specified by the XFERSIZE field have completed for the current control structure (primary or alternate), the μ DMA controller switches to the other one. These switches continue until one of the control structures is not set to ping-pong mode. At that point, the μ DMA controller stops. An interrupt is generated on completion of the transfers configured by each control structure. See "Ping-Pong" on page 369.

Memory Scatter-Gather

When using this mode, the primary control structure for the channel is configured to allow a list of operations (tasks) to be performed. The source address pointer specifies the start of a table of tasks to be copied to the alternate control structure for this channel. The XFERMODE field for the alternate control structure should be configured to 0x5 (Alternate memory scatter-gather) to perform the task. When the task completes, the µDMA switches back to the primary channel control structure, which then copies the next task to the alternate control structure. This process continues until the table of tasks is empty. The last task must have an XFERMODE value other than 0x5. Note that for continuous operation, the last task can update the primary channel control structure back to the start of the list or to another list. See "Memory Scatter-Gather" on page 371.

Alternate Memory Scatter-Gather

This value must be used in the alternate channel control data structure when the µDMA controller operates in Memory Scatter-Gather mode.

Peripheral Scatter-Gather

This value must be used in the primary channel control data structure when the μ DMA controller operates in Peripheral Scatter-Gather mode. In this mode, the μ DMA controller operates exactly the same as in Memory Scatter-Gather mode, except that instead of performing the number of transfers specified by the XFERSIZE field in the alternate control structure at one time, the μ DMA controller only performs the number of transfers specified by the ARBSIZE field per trigger; see Basic mode for details. See "Peripheral Scatter-Gather" on page 374.

Alternate Peripheral Scatter-Gather

This value must be used in the alternate channel control data structure when the µDMA controller operates in Peripheral Scatter-Gather mode.

8.6 µDMA Register Descriptions


The register addresses given are relative to the µDMA base address of 0x400F.F000.

Register 4: DMA Status (DMASTAT), offset 0x000

The DMA Status (DMASTAT) register returns the status of the µDMA controller. You cannot read this register when the µDMA controller is in the reset state.

DMA Status (DMASTAT)

Base 0x400F.F000 Offset 0x000 Type RO, reset 0x001F.0000



Bit/Field	Name	Туре	Reset	Description
31:21	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
20:16	DMACHANS	RO	0x1F	Available μ DMA Channels Minus 1 This field contains a value equal to the number of μ DMA channels the μ DMA controller is configured to use, minus one. The value of 0x1F corresponds to 32 μ DMA channels.
15:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:4	STATE	RO	0x0	Control State Machine Status This field shows the current status of the control state machine. Status can be one of the following.
				Value Description
				0x0 Idle
				0x1 Reading channel controller data.
				0x2 Reading source end pointer.
				0x3 Reading destination end pointer.
				0x4 Reading source data.
				0x5 Writing destination data.
				0x6 Waiting for μDMA request to clear.
				0x7 Writing channel controller data.
				0x8 Stalled
				0x9 Done
				0xA-0xF Undefined
3:1	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


Bit/Field	Name	Type	Reset	Description
0	MASTEN	RO	0	Master Enable Status
				Value Description
				0 The μDMA controller is disabled.
				1 The μDMA controller is enabled.

Register 5: DMA Configuration (DMACFG), offset 0x004

The **DMACFG** register controls the configuration of the µDMA controller.

DMA Configuration (DMACFG)

Base 0x400F.F000 Offset 0x004 Type WO, reset -



Bit/Field	Name	Type	Reset	Description
31:1	reserved	WO	-	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	MASTEN	WO	-	Controller Master Enable

Value Description

0 Disables the μDMA controller.

1 Enables μDMA controller.

Register 6: DMA Channel Control Base Pointer (DMACTLBASE), offset 0x008


The **DMACTLBASE** register must be configured so that the base pointer points to a location in system memory.

The amount of system memory that must be assigned to the μDMA controller depends on the number of μDMA channels used and whether the alternate channel control data structure is used. See "Channel Configuration" on page 367 for details about the Channel Control Table. The base address must be aligned on a 1024-byte boundary. This register cannot be read when the μDMA controller is in the reset state.

DMA Channel Control Base Pointer (DMACTLBASE)

Base 0x400F.F000

Offset 0x008
Type R/W, reset 0x0000.0000



Bit/Field	ivame	туре	Reset	Description
31:10	ADDR	R/W	0x0000.00	Channel Control Base Address This field contains the pointer to the base address of the channel control table. The base address must be 1024-byte aligned.
9:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide

software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


Register 7: DMA Alternate Channel Control Base Pointer (DMAALTBASE), offset 0x00C

The **DMAALTBASE** register returns the base address of the alternate channel control data. This register removes the necessity for application software to calculate the base address of the alternate channel control structures. This register cannot be read when the μDMA controller is in the reset state.

DMA Alternate Channel Control Base Pointer (DMAALTBASE)

Base 0x400F.F000 Offset 0x00C

Type RO, reset 0x0000.0200




This field provides the base address of the alternate channel control structures.

Register 8: DMA Channel Wait-on-Request Status (DMAWAITSTAT), offset 0x010

This read-only register indicates that the µDMA channel is waiting on a request. A peripheral can hold off the µDMA from performing a single request until the peripheral is ready for a burst request to enhance the µDMA performance. The use of this feature is dependent on the design of the peripheral and is not controllable by software in any way. This register cannot be read when the µDMA controller is in the reset state.

DMA Channel Wait-on-Request Status (DMAWAITSTAT)

Base 0x400F.F000 Offset 0x010 Type RO, reset 0xFFFF.FFC0



Bit/Field Name Type Reset Description 31:0 WAITREQ[n] RO 0xFFFF.FFC0 Channel [n] Wait Status

> These bits provide the channel wait-on-request status. Bit 0 corresponds to channel 0.

Value Description


- The corresponding channel is waiting on a request. 1
- 0 The corresponding channel is not waiting on a request.

Register 9: DMA Channel Software Request (DMASWREQ), offset 0x014

Each bit of the **DMASWREQ** register represents the corresponding μ DMA channel. Setting a bit generates a request for the specified μ DMA channel.

DMA Channel Software Request (DMASWREQ)

Base 0x400F.F000 Offset 0x014 Type WO, reset -



Bit/rield Name Type Reset Description

31:0 SWREQ[n] WO - Channe

Channel [n] Software Request

These bits generate software requests. Bit 0 corresponds to channel 0.

Value Description

- 1 Generate a software request for the corresponding channel.
- 0 No request generated.

These bits are automatically cleared when the software request has been completed.

Register 10: DMA Channel Useburst Set (DMAUSEBURSTSET), offset 0x018

Each bit of the **DMAUSEBURSTSET** register represents the corresponding μ DMA channel. Setting a bit disables the channel's single request input from generating requests, configuring the channel to only accept burst requests. Reading the register returns the status of USEBURST.


If the amount of data to transfer is a multiple of the arbitration (burst) size, the corresponding SET[n] bit is cleared after completing the final transfer. If there are fewer items remaining to transfer than the arbitration (burst) size, the μDMA controller automatically clears the corresponding SET[n] bit, allowing the remaining items to transfer using single requests. In order to resume transfers using burst requests, the corresponding bit must be set again. A bit should not be set if the corresponding peripheral does not support the burst request model.

Refer to "Request Types" on page 366 for more details about request types.

DMA Channel Useburst Set (DMAUSEBURSTSET)

Base 0x400F.F000

Offset 0x018 Type R/W, reset 0x0000.0000



Value Description

- 0 μDMA channel [n] responds to single or burst requests.
- 1 µDMA channel [n] responds only to burst requests.

Bit 0 corresponds to channel 0. This bit is automatically cleared as described above. A bit can also be manually cleared by setting the corresponding ${\tt CLR[n]}$ bit in the **DMAUSEBURSTCLR** register.

Register 11: DMA Channel Useburst Clear (DMAUSEBURSTCLR), offset 0x01C

Each bit of the **DMAUSEBURSTCLR** register represents the corresponding μ DMA channel. Setting a bit clears the corresponding SET[n] bit in the **DMAUSEBURSTSET** register.


DMA Channel Useburst Clear (DMAUSEBURSTCLR)

CLR[n]

WO

Base 0x400F.F000 Offset 0x01C Type WO, reset -

31:0



Channel [n] Useburst Clear

Value Description

0 No effect.

1 Setting a bit clears the corresponding SET[n] bit in the DMAUSEBURSTSET register meaning that µDMA channel [n] responds to single and burst requests.


Register 12: DMA Channel Request Mask Set (DMAREQMASKSET), offset 0x020

Each bit of the **DMAREQMASKSET** register represents the corresponding μ DMA channel. Setting a bit disables μ DMA requests for the channel. Reading the register returns the request mask status. When a μ DMA channel's request is masked, that means the peripheral can no longer request μ DMA transfers. The channel can then be used for software-initiated transfers.

DMA Channel Request Mask Set (DMAREQMASKSET)

Base 0x400F.F000 Offset 0x020

Type R/W, reset 0x0000.0000



Value Description

- The peripheral associated with channel [n] is enabled to request μDMA transfers.
- The peripheral associated with channel [n] is not able to request μ DMA transfers. Channel [n] may be used for software-initiated transfers.

Bit 0 corresponds to channel 0. A bit can only be cleared by setting the corresponding $\mathtt{CLR}[n]$ bit in the **DMAREQMASKCLR** register.

Register 13: DMA Channel Request Mask Clear (DMAREQMASKCLR), offset 0x024

Each bit of the **DMAREQMASKCLR** register represents the corresponding μ DMA channel. Setting a bit clears the corresponding SET[n] bit in the **DMAREQMASKSET** register.


DMA Channel Request Mask Clear (DMAREQMASKCLR)

CLR[n]

WO

Base 0x400F.F000 Offset 0x024 Type WO, reset -

31:0



Value Description

Channel [n] Request Mask Clear

- 0 No effect.
- Setting a bit clears the corresponding SET[n] bit in the DMAREQMASKSET register meaning that the peripheral associated with channel [n] is enabled to request μDMA transfers.


Register 14: DMA Channel Enable Set (DMAENASET), offset 0x028

Each bit of the **DMAENASET** register represents the corresponding μ DMA channel. Setting a bit enables the corresponding μ DMA channel. Reading the register returns the enable status of the channels. If a channel is enabled but the request mask is set (**DMAREQMASKSET**), then the channel can be used for software-initiated transfers.

DMA Channel Enable Set (DMAENASET)

Base 0x400F.F000

Offset 0x028 Type R/W, reset 0x0000.0000



Value Description

0 μDMA Channel [n] is disabled.

1 μDMA Channel [n] is enabled.


Bit 0 corresponds to channel 0. A bit can only be cleared by setting the corresponding CLR[n] bit in the **DMAENACLR** register.

Register 15: DMA Channel Enable Clear (DMAENACLR), offset 0x02C

Each bit of the **DMAENACLR** register represents the corresponding μ DMA channel. Setting a bit clears the corresponding SET[n] bit in the **DMAENASET** register.

DMA Channel Enable Clear (DMAENACLR)

Base 0x400F.F000 Offset 0x02C Type WO, reset -



31:0 CLR[n] WO - Clear Channel [n] Enable Clear

Value Description

0 No effect.

Setting a bit clears the corresponding SET[n] bit in the DMAENASET register meaning that channel [n] is disabled for μDMA transfers.

 $\begin{tabular}{ll} \textbf{Note:} & The controller disables a channel when it completes the μDMA cycle. \end{tabular}$


Register 16: DMA Channel Primary Alternate Set (DMAALTSET), offset 0x030

Each bit of the **DMAALTSET** register represents the corresponding μ DMA channel. Setting a bit configures the μ DMA channel to use the alternate control data structure. Reading the register returns the status of which control data structure is in use for the corresponding μ DMA channel.

DMA Channel Primary Alternate Set (DMAALTSET)

Base 0x400F.F000 Offset 0x030

Type R/W, reset 0x0000.0000



Value Description

- 0 μDMA channel [n] is using the primary control structure.
- 1 μDMA channel [n] is using the alternate control structure.

Bit 0 corresponds to channel 0. A bit can only be cleared by setting the corresponding CLR[n] bit in the **DMAALTCLR** register.

Note:


For Ping-Pong and Scatter-Gather cycle types, the µDMA controller automatically sets these bits to select the alternate channel control data structure.

Register 17: DMA Channel Primary Alternate Clear (DMAALTCLR), offset 0x034

Each bit of the **DMAALTCLR** register represents the corresponding µDMA channel. Setting a bit clears the corresponding SET[n] bit in the **DMAALTSET** register.

DMA Channel Primary Alternate Clear (DMAALTCLR)

Base 0x400F.F000 Offset 0x034 Type WO, reset -



Value Description

0 No effect.

Setting a bit clears the corresponding SET[n] bit in the DMAALTSET register meaning that channel [n] is using the primary control structure.

Note:

For Ping-Pong and Scatter-Gather cycle types, the μDMA controller automatically sets these bits to select the alternate channel control data structure.

Register 18: DMA Channel Priority Set (DMAPRIOSET), offset 0x038

Each bit of the **DMAPRIOSET** register represents the corresponding μ DMA channel. Setting a bit configures the μ DMA channel to have a high priority level. Reading the register returns the status of the channel priority mask.

DMA Channel Priority Set (DMAPRIOSET)


SET[n]

R/W

Base 0x400F.F000

31:0

Offset 0x038
Type R/W, reset 0x0000.0000



Value Description

0x0000.0000 Channel [n] Priority Set

0 μDMA channel [n] is using the default priority level.

1 μDMA channel [n] is using a high priority level.

Bit 0 corresponds to channel 0. A bit can only be cleared by setting the corresponding CLR[n] bit in the **DMAPRIOCLR** register.

Register 19: DMA Channel Priority Clear (DMAPRIOCLR), offset 0x03C

Each bit of the **DMAPRIOCLR** register represents the corresponding μ DMA channel. Setting a bit clears the corresponding SET[n] bit in the **DMAPRIOSET** register.


DMA Channel Priority Clear (DMAPRIOCLR)

CLR[n]

WO

Base 0x400F.F000 Offset 0x03C Type WO, reset -

31:0



Value Description

Channel [n] Priority Clear

0 No effect.

Setting a bit clears the corresponding SET[n] bit in the DMAPRIOSET register meaning that channel [n] is using the default priority level.


Register 20: DMA Bus Error Clear (DMAERRCLR), offset 0x04C

The **DMAERRCLR** register is used to read and clear the μ DMA bus error status. The error status is set if the μ DMA controller encountered a bus error while performing a transfer. If a bus error occurs on a channel, that channel is automatically disabled by the μ DMA controller. The other channels are unaffected.

DMA Bus Error Clear (DMAERRCLR)

Base 0x400F.F000

Offset 0x04C Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	ERRCLR	R/W1C	0	μDMA Bus Error Status

Value Description

0 No bus error is pending.

A bus error is pending.

This bit is cleared by writing a 1 to it.

Register 21: DMA Channel Assignment (DMACHASGN), offset 0x500

Each bit of the DMACHASGN register represents the corresponding µDMA channel. Setting a bit selects the secondary channel assignment as specified in Table 8-1 on page 365.


DMA Channel Assignment (DMACHASGN)

CHASGN[n]

R/W

31:0

Base 0x400F.F000 Offset 0x500 Type R/W, reset 0x0000.0000



Channel [n] Assignment Select

Value Description

0 Use the primary channel assignment.


Use the secondary channel assignment.

Register 22: DMA Peripheral Identification 0 (DMAPeriphID0), offset 0xFE0

The **DMAPeriphIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA Peripheral Identification 0 (DMAPeriphID0)

Base 0x400F.F000 Offset 0xFE0 Type RO, reset 0x0000.0030




Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID0	RO	0x30	μDMA Peripheral ID Register [7:0] Can be used by software to identify the presence of this peripheral.

Register 23: DMA Peripheral Identification 1 (DMAPeriphID1), offset 0xFE4

The **DMAPeriphIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA Peripheral Identification 1 (DMAPeriphID1)

Base 0x400F.F000 Offset 0xFE4 Type RO, reset 0x0000.00B2




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID1	RO	0xB2	μDMA Peripheral ID Register [15:8] Can be used by software to identify the presence of this peripheral.

Register 24: DMA Peripheral Identification 2 (DMAPeriphID2), offset 0xFE8

The **DMAPeriphIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA Peripheral Identification 2 (DMAPeriphID2)

Base 0x400F.F000 Offset 0xFE8 Type RO, reset 0x0000.000B




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID2	RO	0x0B	μDMA Peripheral ID Register [23:16] Can be used by software to identify the presence of this peripheral.

Register 25: DMA Peripheral Identification 3 (DMAPeriphID3), offset 0xFEC

The **DMAPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

DMA Peripheral Identification 3 (DMAPeriphID3)

Base 0x400F.F000 Offset 0xFEC Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID3	RO	0x00	μDMA Peripheral ID Register [31:24] Can be used by software to identify the presence of this peripheral.

Register 26: DMA Peripheral Identification 4 (DMAPeriphID4), offset 0xFD0

The **DMAPeriphIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA Peripheral Identification 4 (DMAPeriphID4)

Base 0x400F.F000 Offset 0xFD0 Type RO, reset 0x0000.0004




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID4	RO	0x04	μDMA Peripheral ID Register Can be used by software to identify the presence of this peripheral.

Register 27: DMA PrimeCell Identification 0 (DMAPCellID0), offset 0xFF0

The **DMAPCellIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA PrimeCell Identification 0 (DMAPCellID0)

Base 0x400F.F000 Offset 0xFF0 Type RO, reset 0x0000.000D




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID0	RO	0x0D	μDMA PrimeCell ID Register [7:0] Provides software a standard cross-peripheral identification system.

Register 28: DMA PrimeCell Identification 1 (DMAPCellID1), offset 0xFF4

The **DMAPCellIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA PrimeCell Identification 1 (DMAPCellID1)

Base 0x400F.F000 Offset 0xFF4 Type RO, reset 0x0000.00F0




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID1	RO	0xF0	μDMA PrimeCell ID Register [15:8] Provides software a standard cross-peripheral identification system.

Register 29: DMA PrimeCell Identification 2 (DMAPCellID2), offset 0xFF8

The **DMAPCellIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA PrimeCell Identification 2 (DMAPCellID2)

Base 0x400F.F000 Offset 0xFF8 Type RO, reset 0x0000.0005




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID2	RO	0x05	μDMA PrimeCell ID Register [23:16] Provides software a standard cross-peripheral identification system.

Register 30: DMA PrimeCell Identification 3 (DMAPCellID3), offset 0xFFC

The **DMAPCellIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA PrimeCell Identification 3 (DMAPCellID3)

Base 0x400F.F000 Offset 0xFFC Type RO, reset 0x0000.00B1



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID3	RO	0xB1	μDMA PrimeCell ID Register [31:24] Provides software a standard cross-peripheral identification system.

9 General-Purpose Input/Outputs (GPIOs)

The GPIO module is composed of nine physical GPIO blocks, each corresponding to an individual GPIO port (Port A, Port B, Port C, Port D, Port E, Port F, Port G, Port H, Port J). The GPIO module supports up to 60 programmable input/output pins, depending on the peripherals being used.

The GPIO module has the following features:

- Up to 60 GPIOs, depending on configuration
- Highly flexible pin muxing allows use as GPIO or one of several peripheral functions
- 5-V-tolerant in input configuration
- Fast toggle capable of a change every two clock cycles
- Two means of port access: either Advanced High-Performance Bus (AHB) with better back-to-back access performance, or the legacy Advanced Peripheral Bus (APB) for backwards-compatibility with existing code
- Programmable control for GPIO interrupts
 - Interrupt generation masking
 - Edge-triggered on rising, falling, or both
 - Level-sensitive on High or Low values
- Bit masking in both read and write operations through address lines
- Can be used to initiate an ADC sample sequence
- Pins configured as digital inputs are Schmitt-triggered
- Programmable control for GPIO pad configuration
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive for digital communication; up to four pads can be configured with an 18-mA pad drive for high-current applications
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables

9.1 Signal Description

GPIO signals have alternate hardware functions. Table 9-2 on page 422 and Table 9-3 on page 424 list the GPIO pins and their analog and digital alternate functions. The AINX and VREFA analog signals are not 5-V tolerant and go through an isolation circuit before reaching their circuitry. These signals are configured by clearing the corresponding DEN bit in the GPIO Digital Enable (GPIODEN) register and setting the corresponding AMSEL bit in the GPIO Analog Mode Select (GPIOAMSEL) register. Other analog signals are 5-V tolerant and are connected directly to their circuitry (C0-,

C0+, C1-, C1+, C2-, C2+, USB0VBUS, USB0ID). These signals are configured by clearing the DEN bit in the **GPIO Digital Enable (GPIODEN)** register. The digital alternate hardware functions are enabled by setting the appropriate bit in the **GPIO Alternate Function Select (GPIOAFSEL)** and **GPIODEN** registers and configuring the PMCx bit field in the **GPIO Port Control (GPIOPCTL)** register to the numeric encoding shown in the table below. Note that each pin must be programmed individually; no type of grouping is implied by the columns in the table. Table entries that are shaded gray are the default values for the corresponding GPIO pin.

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0, with the exception of the four JTAG/SWD pins (shown in the table below). A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

Table 9-1. GPIO Pins With Non-Zero Reset Values

GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	0	1	0	0	0x1
PA[5:2]	SSI0	0	1	0	0	0x1
PB[3:2]	I ² C0	0	1	0	0	0x1
PC[3:0]	JTAG/SWD	1	1	0	1	0x3

Table 9-2. GPIO Pins and Alternate Functions (100LQFP)

10	Pin	Analog	Digital Function (GPIOPCTL PMCx Bit Field Encoding) ^a										
Ю	Pin	Function	1	2	3	4	5	6	7	8	9	10	11
PA0	26	-	U0Rx	-	-	-	-	-	-	I2C1SCL	U1Rx	-	-
PA1	27	-	U0Tx	-	-	-	-	-	-	I2C1SDA	UlTx	-	-
PA2	28	-	SSI0Clk	-	-	-	-	-	-	-	I2S0RXSD	-	-
PA3	29	-	SSI0Fss	-	-	-	-	-	-	-	12SORXMOLK	-	-
PA4	30	-	SSI0Rx	-	-	-	CAN0Rx	-	-	-	I2SOTXSCK	-	-
PA5	31	-	SSIOTx	-	-	-	CAN0Tx	-	-	-	I2SOTXWS	-	-
PA6	34	-	I2C1SCL	CCP1	-	-	-	CAN0Rx	-	USB0EPEN	Ulcts	-	-
PA7	35	-	I2C1SDA	CCP4	-	-	-	CAN0Tx	CCP3	USB0PFLT	U1DCD	-	-
PB0	66	USB0ID	CCP0	-	-	-	U1Rx	-	-	-	-	-	-
PB1	67	USB0VBUS	CCP2	-	-	CCP1	U1Tx	-	-	-	-	-	-
PB2	72	-	I2C0SCL	-	-	CCP3	CCP0	-	-	USB0EPEN	-	-	-
PB3	65	-	I2C0SDA	-	-	-	-	-	-	USB0PFLT	-	-	-
PB4	92	AIN10 CO-	-	-	-	U2Rx	CAN0Rx	-	U1Rx	EPIOS23	-	-	-
PB5	91	AIN11 C1-	C0o	CCP5	CCP6	CCP0	CAN0Tx	CCP2	U1Tx	EPI0S22	-	-	-
PB6	90	VREFA C0+	CCP1	CCP7	C0o	-	-	CCP5	-	-	I2SOIXSCK	-	-
PB7	89	-	-	-	-	NMI	-	-	-	-	-	-	-
PC0	80	-	-	-	TCK SWCLK	-	-	-	-	-	-	-	-
PC1	79	-	-	-	TMS SWDIO	-	-	-	-	-	-	-	-

Table 9-2. GPIO Pins and Alternate Functions (100LQFP) (continued)

		Analog			Digi	ital Functi	on (GPIO	PCTL PM	Cx Bit Fiel	d Encodi	ng) ^a		
Ю	Pin	Function	1	2	3	4	5	6	7	8	9	10	11
PC2	78	-	-	-	TDI	-	-	-	-	-	-	-	-
PC3	77	-	-	-	TDO SWO	-	-	-	-	-	-	-	-
PC4	25	-	CCP5	-	-	-	CCP2	CCP4	-	EPI0S2	CCP1	-	-
PC5	24	C1+	CCP1	C1o	C00	-	CCP3	USB0EPEN	-	EPIOS3	-	-	-
PC6	23	C2+	CCP3	-	C20	-	U1Rx	CCP0	USB0PFLT	EPI0S4	-	ı	-
PC7	22	C2-	CCP4	-	-	CCP0	U1Tx	USB0PFLT	C1o	EPIOS5	-	-	-
PD0	10	AIN15	-	CAN0Rx	-	U2Rx	U1Rx	CCP6	-	I2SORXSCK	U1CTS	-	-
PD1	11	AIN14	-	CAN0Tx	-	U2Tx	U1Tx	CCP7	-	I2SORXWS	U1DCD	CCP2	-
PD2	12	AIN13	U1Rx	CCP6	-	CCP5	-	-	-	EPI0S20	-	-	-
PD3	13	AIN12	U1Tx	CCP7	-	CCP0	-	-	-	EPI0S21	-	-	-
PD4	97	AIN7	CCP0	CCP3	-	-	-	-	-	I2S0RXSD	U1RI	EPIOS19	-
PD5	98	AIN6	CCP2	CCP4	-	-	-	-	-	I2SORXMOLK	U2Rx	EPIOS28	-
PD6	99	AIN5	-	-	-	-	-	-	-	I2S0IXSCK	U2Tx	EPIOS29	-
PD7	100	AIN4	-	C0o	CCP1	-	-	-	-	I2SOTXWS	U1DTR	EPIOS30	-
PE0	74	-	-	SSI1Clk	CCP3	-	-	-	-	EPIOS8	USB0PFLT	-	-
PE1	75	-	-	SSI1Fss	-	CCP2	CCP6	-	-	EPIOS9	-	-	-
PE2	95	AIN9	CCP4	SSI1Rx	-	-	CCP2	-	-	EPI0S24	-	-	-
PE3	96	AIN8	CCP1	SSI1Tx	-	-	CCP7	-	-	EPI0S25	-	-	-
PE4	6	AIN3	CCP3	-	-	-	U2Tx	CCP2	-	-	I2SOTXWS	-	-
PE5	5	AIN2	CCP5	-	-	-	-	-	-	-	I2SOTXSD	-	-
PE6	2	AIN1	-	C1o	-	-	-	-	-	-	Ulcts	-	-
PE7	1	AIN0	-	C20	-	-	-	-	-	-	U1DCD	-	-
PF0	47	-	CAN1Rx	-	-	-	-	-	-	I2SOTXSD	U1DSR	-	-
PF1	61	-	CAN1Tx	-	-	-	-	-	-	I290IXMCLK	U1RTS	CCP3	-
PF2	60	-	LED1	-	-	-	-	-	-	-	SSI1Clk	-	-
PF3	59	-	LED0	-	-	-	-	-	-	-	SSI1Fss	-	-
PF4	42	-	CCP0	C0o	-	-	-	-	-	EPIOS12	SSI1Rx	-	-
PF5	41	-	CCP2	C1o	-	-	-	-	-	EPIOS15	SSI1Tx	-	-
PG0	19	-	U2Rx	-	I2C1SCL	-	-	-	USB0EPEN	EPIOS13	-	-	-
PG1	18	-	U2Tx	-	I2C1SDA	-	-	-	-	EPIOS14	-	-	-
PG7	36	-	-	-	-	-	-	-	-	CCP5	EPIOS31	-	-
PH0	86	-	CCP6	-	-	-	-	-	-	EPI0S6	-	-	-
PH1	85	-	CCP7	-	-	-	-	-	-	EPI0S7	-	-	-
PH2	84	-	-	C1o	-	-	-	-	-	EPI0S1	-	-	-
PH3	83	-	-	-	-	USB0EPEN	-	-	-	EPI0S0	-	-	-
PH4	76	-	-	-	-	USB0PFLT	-	-	-	EPIOS10	-	-	SSI1Clk
PH5	63	-	-	-	-	-	-	-	-	EPIOS11	-	-	SSI1Fss
РН6	62	-	-	-	-	-	-	-	-	EPIOS26	-	-	SSI1Rx
PH7	15	-	-	-	-	-	-	-	-	EPI0S27	-	-	SSI1Tx

Table 9-2. GPIO Pins and Alternate Functions (100LQFP) (continued)

IO Pin	Din	Analog Function	Digital Function (GPIOPCTL PMCx Bit Field Encoding) ^a										
	FIII		1	2	3	4	5	6	7	8	9	10	11
рј0	14	-	-	-	-	-	-	-	-	EPIOS16	-	-	I2C1SCL
PJ1	87	-	-	-	-	-	-	-	-	EPIOS17	USB0PFLT	-	I2C1SDA
РЈ2	39	-	-	-	-	-	-	-	-	EPIOS18	CCP0	-	-

a. The digital signals that are shaded gray are the power-on default values for the corresponding GPIO pin.

Table 9-3. GPIO Pins and Alternate Functions (108BGA)

10	D:	Analog			Digi	tal Funct	ion (GPIO	PCTL PM	Cx Bit Fie	ld Encodi	ng) ^a		
Ю	Pin	Function	1	2	3	4	5	6	7	8	9	10	11
PA0	L3	-	U0Rx	-	-	-	-	-	-	I2C1SCL	U1Rx	-	-
PA1	М3	-	U0Tx	-	-	-	-	-	-	I2C1SDA	UlTx	-	-
PA2	M4	-	SSI0Clk	-	-	-	-	-	-	-	I2S0RXSD	-	-
PA3	L4	-	SSI0Fss	-	-	-	-	-	-	-	12SORXMOLK	-	-
PA4	L5	-	SSI0Rx	-	-	-	CAN0Rx	-	-	-	I2SOTXSCK	-	-
PA5	M5	-	SSIOTx	-	-	-	CAN0Tx	-	-	-	I2SOTXWS	-	-
PA6	L6	-	I2C1SCL	CCP1	-	-	-	CAN0Rx	-	USB0EPEN	U1CTS	-	-
PA7	M6	-	I2C1SDA	CCP4	-	-	-	CAN0Tx	CCP3	USB0PFLT	U1DCD	-	-
PB0	E12	USB0ID	CCP0	-	-	-	U1Rx	-	-	-	-	-	-
PB1	D12	USB0VBUS	CCP2	-	-	CCP1	U1Tx	-	-	-	-	-	-
PB2	A11	-	I2C0SCL	-	-	CCP3	CCP0	-	-	USB0EPEN	-	-	-
PB3	E11	-	I2C0SDA	-	-	-	-	-	-	USB0PFLT	-	-	-
PB4	A6	AIN10 CO-	-	-	-	U2Rx	CAN0Rx	-	U1Rx	EPI0S23	-	-	-
PB5	В7	AIN11 C1-	C0o	CCP5	CCP6	CCP0	CAN0Tx	CCP2	U1Tx	EPIOS22	-	-	-
PB6	A7	VREFA C0+	CCP1	CCP7	C00	-	-	CCP5	-	-	I2S0IXSCK	-	-
PB7	A8	-	-	-	-	NMI	-	-	-	-	-	-	-
PC0	A9	-	-	-	TCK SWCLK	-	-	-	-	-	-	-	-
PC1	В9	-	-	-	TMS SWDIO	-	-	-	-	-	-	-	-
PC2	B8	-	-	-	TDI	-	-	-	-	-	-	-	-
PC3	A10	-	-	-	TDO SWO	-	-	-	-	-	-	-	-
PC4	L1	-	CCP5	-	-	-	CCP2	CCP4	-	EPI0S2	CCP1	-	-
PC5	M1	C1+	CCP1	C10	C0o	-	CCP3	USB0EPEN	-	EPI0S3	-	-	-
PC6	M2	C2+	CCP3	-	C20	-	U1Rx	CCP0	USB0PFLT	EPI0S4	-	-	-
PC7	L2	C2-	CCP4	-	-	CCP0	U1Tx	USB0PFLT	C1o	EPI0S5	-	-	-
PD0	G1	AIN15	-	CAN0Rx	-	U2Rx	U1Rx	CCP6	-	I2SORXSCK	Ulcts	-	-
PD1	G2	AIN14	-	CAN0Tx	-	U2Tx	U1Tx	CCP7	-	I2SORXWS	U1DCD	CCP2	-
PD2	H2	AIN13	U1Rx	CCP6	-	CCP5	-	-	-	EPI0S20	-	-	-
PD3	H1	AIN12	UlTx	CCP7	-	CCP0	-	-	-	EPI0S21	-	-	-

Table 9-3. GPIO Pins and Alternate Functions (108BGA) (continued)


Pin Function 1 2 3 4 5 6 7 8 9	10 EPI0S19 EPI0S28	11
PDS		
PD6	EPT0S28	-
PD7	11110020	-
PEO B11 - - SSI1Clk CCP3 - - - EPI0S8 USB0PFL PE1 A12 - - SSI1Fss - CCP2 CCP6 - - EPI0S9 - PE2 A4 AIN9 CCP4 SSI1Rx - - CCP2 - EPI0S24 - PE3 B4 AIN8 CCP1 SSI1Tx - - CCP7 - EPI0S25 - PE4 B2 AIN3 CCP3 - - U2Tx CCP2 - I2SOTXM PE5 B3 AIN2 CCP5 - - - - - 12SOTXS PE6 A1 AIN1 - C10 - - - - U1CTS PE7 B1 AIN0 - C20 - - - - U1CTS PF1 H12 - CAN1Tx - -	EPI0S29	-
PE1 A12 - - SSI1Fss - CCP2 CCP6 - - EP10S9 - PE2 A4 AIN9 CCP4 SSI1RX - - CCP2 - - EP10S24 - PE3 B4 AIN8 CCP1 SSI1TX - - CCP7 - - EP10S25 - PE4 B2 AIN3 CCP3 - - U2TX CCP2 - - I2SOTXM PE5 B3 AIN2 CCP5 - - - - - - I2SOTXSI PE6 A1 AIN1 - C10 - - - - U1CTS PE7 B1 AIN0 - C20 - - - - U1DCD PF1 H12 - CAN1TX - - - - I2SOTXSD U1DSR PF2 J11 -	EPI0S30	-
PE2 A4 AIN9 CCP4 SSI1RX - - CCP2 - - EPI0S24 - PE3 B4 AIN8 CCP1 SSI1TX - - CCP7 - - EPI0S25 - PE4 B2 AIN3 CCP3 - - U2TX CCP2 - - 12S0TXM PE5 B3 AIN2 CCP5 - - - - - - 12S0TXS PE6 A1 AIN1 - C10 - - - - U1CTS PE7 B1 AIN0 - C20 - - - - U1CTS PF0 M9 - CANITX - - - - - 12S0TXM U1DSR PF1 H12 - CANITX - - - - - - SS11CM PF2 J11 -	т -	-
PE3 B4 AIN8 CCP1 SSI1TX - CCP7 - EPI0S25 - PE4 B2 AIN3 CCP3 - - - U2TX CCP2 - - I2S0TXM PE5 B3 AIN2 CCP5 - - - - - - - U1CTS PE6 A1 AIN1 - C10 - - - - - U1DCD PF7 B1 AIN0 - C20 - - - - U1DCD PF0 M9 - CAN1RX - - - - - U1DCD PF1 H12 - CAN1TX - - - - - I2S0TXSD U1DSR PF1 H12 - CAN1TX - - - - SS11CL PF3 J12 - LED1 - - -	-	-
PE4 B2 AIN3 CCP3 - - U2Tx CCP2 - - I2SOTXM PE5 B3 AIN2 CCP5 - - - - - - - 12SOTXM PE6 A1 AIN1 - C10 - - - - - U1CTS PE7 B1 AIN0 - C20 - - - - - U1DCD PF0 M9 - CAN1RX - - - - - U1DCD PF1 H12 - CAN1TX - - - - - I2SOTXSD U1DSR PF1 H12 - CAN1TX - - - - - SSI1CM U1RTS U1DSR U1RTS PF1 U1RTS SS11Fx PF2 J11 - LED0 - - - - SS11Fx PF1 RF1 <	-	-
PE5 B3 AIN2 CCP5 - - - - - - 12SOTXSI PE6 A1 AIN1 - C10 - - - - - - U1CTS PE7 B1 AIN0 - C20 - - - - - U1DCD PF0 M9 - CAN1RX - - - - - - U1DCD PF1 H12 - CAN1TX - - - - - I2SOTXSD U1DSR PF2 J11 - LED1 - - - - SSI1CLE PF3 J12 - LED0 - - - - SSI1FSS PF4 K4 - CCP0 C00 - - - - EP10S12 SSI1TX PF5 K3 - CCP2 C10 - - <t< td=""><td>-</td><td>-</td></t<>	-	-
PE6 A1 AIN1 - C10 - - - - - U1CTS PE7 B1 AIN0 - C20 - - - - - U1DCD PF0 M9 - CAN1RX - - - - - - 12S0TXSD U1DSR PF1 H12 - CAN1TX - - - - - - 12S0TXSD U1DSR PF1 H12 - CAN1TX - - - - - 2SS1TX PF2 J11 - LED1 - - - - - SS11Fx PF3 J12 - LED0 - - - - - SS11Fx PF4 K4 - CCP0 C00 - - - - - - - - - - - - -	rs -	-
PE7 B1 AINO - C20 - - - - U1DCD PF0 M9 - CAN1RX - - - - - 1280TXSD U1DSR PF1 H12 - CAN1TX - - - - - - 1280TXMIK U1DSR PF2 J11 - LED1 - - - - - SSI1CIR PF3 J12 - LED0 - - - - - SSI1Fss PF4 K4 - CCP0 C0o - - - - EPI0S12 SSI1Fxs PF5 K3 - CCP2 C1o - - - - EPI0S15 SSI1Tx PG0 K1 - U2Rx - I2C1SCL - - USB0EPEN EPI0S13 - PG7 C10 - - - -	D -	-
PF0 M9 - CAN1RX - - - - - I2S0TXSD U1DSR PF1 H12 - CAN1TX - - - - - - ES0IMUK U1RTS PF2 J11 - LED1 - - - - - - SS11CH PF3 J12 - LED0 - - - - - SS11Fs PF4 K4 - CCP0 C00 - - - - EP10S12 SS11Rx PF5 K3 - CCP2 C10 - - - - EP10S15 SS11Tx PG0 K1 - U2Rx - I2C1SCL - - - USB0EPEN EP10S13 - PG1 K2 - U2Tx - I2C1SDA - - - - EP10S14 - PH0 C9	-	-
PF1 H12 - CAN1TX - - - - - L201xM1k U1RTS PF2 J11 - LED1 - - - - - - - SS11clk PF3 J12 - LED0 - - - - - SS11ck PF4 K4 - CCP0 C00 - - - - EPI0S12 SS11ck PF5 K3 - CCP2 C10 - - - - EPI0S15 SS11ck PG0 K1 - U2Rx - I2C1SCL - - - EPI0S13 - PG1 K2 - U2Tx - I2C1SDA - - - EPI0S14 - PG7 C10 - - - - - - - - - - - - - -	-	-
PF2 J11 - LED1 -<	-	-
PF3 J12 - LED0 - - - - - - - SSI1Fss PF4 K4 - CCP0 C00 - - - - EPI0S12 SSI1Rx PF5 K3 - CCP2 C10 - - - - EPI0S15 SSI1Tx PG0 K1 - U2Rx - I2C1SCL - - - EPI0S13 - PG1 K2 - U2Tx - I2C1SDA - - - EPI0S14 - PG7 C10 - - - - - - - EPI0S14 - PH0 C9 - CCP6 -	CCP3	-
PF4 K4 - CCP0 C00 - - - - EPI0S12 SSI1Rx PF5 K3 - CCP2 C10 - - - EPI0S15 SSI1Tx PG0 K1 - U2Rx - I2C1SCL - - - USB0EPEN EPI0S13 - PG1 K2 - U2Tx - I2C1SDA - - - EPI0S14 - PG7 C10 - - - - - CCP5 EPI0S31 PH0 C9 - CCP6 - - - - - - EPI0S6 - PH1 C8 - CCP7 -	k -	-
PF5 K3 - CCP2 C10 - - - - EPI0S15 SSI1Tx PG0 K1 - U2Rx - I2C1SCL - - - USB0EPEN EPI0S13 - PG1 K2 - U2Tx - I2C1SDA - - - EPI0S14 - PG7 C10 - - - - - - CCP5 EPI0S31 PH0 C9 - CCP6 - - - - - EPI0S6 - PH1 C8 - CCP7 - - - - - - EPI0S1 - PH2 D11 - - C10 -	s -	-
PG0 K1 - U2Rx - I2C1SCL - - - USB0EPEN EPI0S13 - PG1 K2 - U2Tx - I2C1SDA - - - EPI0S14 - PG7 C10 - - - - - - CCP5 EPI0S31 PH0 C9 - CCP6 - - - - - - EPI0S6 - PH1 C8 - CCP7 - - - - - - EPI0S1 - PH2 D11 - - C10 -	ς -	-
PG1 K2 - U2Tx - I2C1SDA - - - EPI0S14 - PG7 C10 - - - - - - CCP5 EPI0S31 PH0 C9 - CCP6 - - - - - EPI0S6 - PH1 C8 - CCP7 - - - - - EPI0S7 - PH2 D11 - - C1o - - - - - EPI0S1 -	ς -	-
PG7 C10 - - - - - CCP5 EPI0S31 PH0 C9 - CCP6 - - - - - EPI0S6 - PH1 C8 - CCP7 - - - - - EPI0S7 - PH2 D11 - - C1o - - - - - EPI0S1 -	-	-
PH0 C9 - CCP6 - - - - - EPI0S6 - PH1 C8 - CCP7 - - - - - EPI0S7 - PH2 D11 - - C10 - - - - EPI0S1 -	-	-
PH1 C8 - CCP7 - - - - EPI0S7 - PH2 D11 - - C1o - - - - EPI0S1 -	1 -	-
PH2 D11 C10 EPIOS1 -	-	-
	-	-
PH3 D10 USBOEPEN EPIOSO -	-	-
	-	-
PH4 B10 USBOPFLT EPIOS10 -	-	SSI1Clk
PH5 F10 EPI0S11 -	-	SSI1Fss
PH6 G3 EPIOS26 -	-	SSI1Rx
PH7 H3 EPIOS27 -	-	SSI1Tx
рјо F3 ЕРІОS16 -	-	I2C1SCL
PJ1 B6 EPIOS17 USBOPFL	т -	I2C1SDA
PJ2 K6 EPIOS18 CCPO	-	-

a. The digital signals that are shaded gray are the power-on default values for the corresponding GPIO pin.

9.2 Functional Description

Each GPIO port is a separate hardware instantiation of the same physical block (see Figure 9-1 on page 426 and Figure 9-2 on page 427). The LM3S9790 microcontroller contains nineports and thus nine of these physical GPIO blocks. Note that not all pins may be implemented on every block. Some GPIO pins can function as I/O signals for the on-chip peripheral modules. For information on which GPIO pins are used for alternate hardware functions, refer to Table 23-5 on page 1164.

Figure 9-1. Digital I/O Pads






Figure 9-2. Analog/Digital I/O Pads

9.2.1 Data Control

The data control registers allow software to configure the operational modes of the GPIOs. The data direction register configures the GPIO as an input or an output while the data register either captures incoming data or drives it out to the pads.

Caution – It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris® microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. As a result, the debugger may be locked out of the part. This issue can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

9.2.1.1 Data Direction Operation

The **GPIO Direction (GPIODIR)** register (see page 436) is used to configure each individual pin as an input or output. When the data direction bit is cleared, the GPIO is configured as an input, and the corresponding data register bit captures and stores the value on the GPIO port. When the data direction bit is set, the GPIO is configured as an output, and the corresponding data register bit is driven out on the GPIO port.


9.2.1.2 Data Register Operation

To aid in the efficiency of software, the GPIO ports allow for the modification of individual bits in the **GPIO Data (GPIODATA)** register (see page 435) by using bits [9:2] of the address bus as a mask. In this manner, software drivers can modify individual GPIO pins in a single instruction without affecting the state of the other pins. This method is more efficient than the conventional method of performing a read-modify-write operation to set or clear an individual GPIO pin. To implement this feature, the **GPIODATA** register covers 256 locations in the memory map.

During a write, if the address bit associated with that data bit is set, the value of the **GPIODATA** register is altered. If the address bit is cleared, the data bit is left unchanged.


For example, writing a value of 0xEB to the address GPIODATA + 0x098 has the results shown in Figure 9-3, where u indicates that data is unchanged by the write.

Figure 9-3. GPIODATA Write Example



During a read, if the address bit associated with the data bit is set, the value is read. If the address bit associated with the data bit is cleared, the data bit is read as a zero, regardless of its actual value. For example, reading address GPIODATA + 0x0C4 yields as shown in Figure 9-4.

Figure 9-4. GPIODATA Read Example



9.2.2 Interrupt Control

The interrupt capabilities of each GPIO port are controlled by a set of seven registers. These registers are used to select the source of the interrupt, its polarity, and the edge properties. When one or more GPIO inputs cause an interrupt, a single interrupt output is sent to the interrupt controller for the entire GPIO port. For edge-triggered interrupts, software must clear the interrupt to enable any further interrupts. For a level-sensitive interrupt, the external source must hold the level constant for the interrupt to be recognized by the controller.

Three registers define the edge or sense that causes interrupts:

■ **GPIO Interrupt Sense (GPIOIS)** register (see page 437)

- GPIO Interrupt Both Edges (GPIOIBE) register (see page 438)
- GPIO Interrupt Event (GPIOIEV) register (see page 439)

Interrupts are enabled/disabled via the GPIO Interrupt Mask (GPIOIM) register (see page 440).

When an interrupt condition occurs, the state of the interrupt signal can be viewed in two locations: the GPIO Raw Interrupt Status (GPIORIS) and GPIO Masked Interrupt Status (GPIOMIS) registers (see page 441 and page 442). As the name implies, the GPIOMIS register only shows interrupt conditions that are allowed to be passed to the interrupt controller. The GPIORIS register indicates that a GPIO pin meets the conditions for an interrupt, but has not necessarily been sent to the interrupt controller.

Interrupts are cleared by writing a 1 to the appropriate bit of the **GPIO Interrupt Clear (GPIOICR)** register (see page 444).

When programming the interrupt control registers (**GPIOIS**, **GPIOIBE**, or **GPIOIEV**), the interrupts should be masked (**GPIOIM** cleared). Writing any value to an interrupt control register can generate a spurious interrupt if the corresponding bits are enabled.

9.2.2.1 ADC Trigger Source

In addition to providing GPIO functionality, PB4 can also be used as an external trigger for the ADC. If PB4 is configured as a non-masked interrupt pin (the appropriate bit of GPIOIM is set), an interrupt for Port B is generated, and an external trigger signal is sent to the ADC. If the **ADC Event Multiplexer Select (ADCEMUX)** register is configured to use the external trigger, an ADC conversion is initiated. See page 652.

If no other Port B pins are being used to generate interrupts, the **Interrupt 0-31 Set Enable (EN0)** register can disable the Port B interrupts, and the ADC interrupt can be used to read back the converted data. Otherwise, the Port B interrupt handler must ignore and clear interrupts on PB4 and wait for the ADC interrupt, or the ADC interrupt must be disabled in the **EN0** register and the Port B interrupt handler must poll the ADC registers until the conversion is completed. See page 133 for more information.

9.2.3 Mode Control

The GPIO pins can be controlled by either software or hardware. Software control is the default for most signals and corresponds to the GPIO mode, where the **GPIODATA** register is used to read or write the corresponding pins. When hardware control is enabled via the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 445), the pin state is controlled by its alternate function (that is, the peripheral).

Further pin muxing options are provided through the **GPIO Port Control (GPIOPCTL)** register which selects one of several peripheral functions for each GPIO. For information on the configuration options, refer to Table 23-5 on page 1164.

Note: If any pin is to be used as an ADC input, the appropriate bit in the **GPIOAMSEL** register must be set to disable the analog isolation circuit.

9.2.4 Commit Control

The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is provided for the NMI pin (PB7) and the four JTAG/SWD pins (PC[3:0]). Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL) register (see page 445), GPIO Pull Up Select (GPIOPUR) register (see page 451), GPIO Pull-Down Select (GPIOPDR) register (see page 453), and GPIO Digital Enable (GPIODEN) register (see

page 456) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 458) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 459) have been set.

9.2.5 Pad Control

The pad control registers allow software to configure the GPIO pads based on the application requirements. The pad control registers include the **GPIODR2R**, **GPIODR4R**, **GPIODR8R**, **GPIODDR**, **GPIOPUR**, **GPIOPDR**, **GPIOPDR**, and **GPIODEN** registers. These registers control drive strength, open-drain configuration, pull-up and pull-down resistors, slew-rate control and digital input enable for each GPIO.

For special high-current applications, the GPIO output buffers may be used with the following restrictions. With the GPIO pins configured as 8-mA output drivers, a total of four GPIO outputs may be used to sink current loads up to 18 mA each. At 18-mA sink current loading, the V_{OL} value is specified as 1.2 V. The high-current GPIO package pins must be selected such that there are only a maximum of two per side of the physical package or BGA pin group with the total number of high-current GPIO outputs not exceeding four for the entire package.

9.2.6 Identification

The identification registers configured at reset allow software to detect and identify the module as a GPIO block. The identification registers include the **GPIOPeriphID0-GPIOPeriphID7** registers as well as the **GPIOPCeIIID0-GPIOPCeIIID3** registers.

9.3 Initialization and Configuration

The GPIO modules may be accessed via two different memory apertures. The legacy aperture, the Advanced Peripheral Bus (APB), is backwards-compatible with previous Stellaris parts. The other aperture, the Advanced High-Performance Bus (AHB), offers the same register map but provides better back-to-back access performance than the APB bus. These apertures are mutually exclusive. The aperture enabled for a given GPIO port is controlled by the appropriate bit in the **GPIOHBCTL** register (see page 231).

To use the pins in a particular GPIO port, the clock for the port must be enabled by setting the appropriate GPIO Port bit field (GPIOn) in the **RCGC2** register (see page 283).

When the internal POR signal is asserted and until otherwise configured, all GPIO pins are configured to be undriven (tristate): **GPIOAFSEL=0**, **GPIODEN=0**, **GPIOPDR=0**, and **GPIOPUR=0**, except for the pins shown in Table 9-1 on page 422. Table 9-4 on page 430 shows all possible configurations of the GPIO pads and the control register settings required to achieve them. Table 9-5 on page 431 shows how a rising edge interrupt is configured for pin 2 of a GPIO port.

Table 9-4. GPIO Pad Configuration Examples

Configuration	GPIO Register Bit Value ^a												
Comiguration	AFSEL	DIR	ODR	DEN	PUR	PDR	DR2R	DR4R	DR8R	SLR			
Digital Input (GPIO)	0	0	0	1	?	?	Х	Х	Х	Х			
Digital Output (GPIO)	0	1	0	1	?	?	?	?	?	?			
Open Drain Output (GPIO)	0	1	1	1	Х	Х	?	?	?	?			
Open Drain Input/Output (I ² C)	1	Х	1	1	Х	Х	?	?	?	?			
Digital Input (Timer CCP)	1	Х	0	1	?	?	Х	Х	Х	Х			

Table 9-4. GPIO Pad Configuration Examples (continued)

Configuration	GPIO Register Bit Value ^a												
Comiguration	AFSEL	DIR	ODR	DEN	PUR	PDR	DR2R	DR4R	DR8R	SLR			
Digital Output (Timer PWM)	1	Х	0	1	?	?	?	?	?	?			
Digital Input/Output (SSI)	1	Х	0	1	?	?	?	?	?	?			
Digital Input/Output (UART)	1	Х	0	1	?	?	?	?	?	?			
Analog Input (Comparator)	0	0	0	0	0	0	Х	Х	Х	Х			
Digital Output (Comparator)	1	Х	0	1	?	?	?	?	?	?			

a. X=Ignored (don't care bit)

Table 9-5. GPIO Interrupt Configuration Example

Register	Desired Interrupt	Pin 2 Bit Value ^a									
Register	Event Trigger	7	6	5	4	3	2	1	0		
GPIOIS	0=edge 1=level	Х	Х	Х	Х	Х	0	Х	Х		
GPIOIBE	0=single edge 1=both edges	Х	Х	Х	Х	Х	0	Х	Х		
GPIOIEV	0=Low level, or falling edge 1=High level, or rising edge		Х	Х	Х	Х	1	Х	Х		
GPIOIM	0=masked 1=not masked	0	0	0	0	0	1	0	0		

a. X=Ignored (don't care bit)

9.4 Register Map

Table 9-7 on page 432 lists the GPIO registers. Each GPIO port can be accessed through one of two bus apertures. The legacy aperture, the Advanced Peripheral Bus (APB), is backwards-compatible with previous Stellaris parts. The other aperture, the Advanced High-Performance Bus (AHB), offers the same register map but provides better back-to-back access performance than the APB bus.

Important: The GPIO registers in this chapter are duplicated in each GPIO block; however, depending on the block, all eight bits may not be connected to a GPIO pad. In those cases, writing to unconnected bits has no effect, and reading unconnected bits returns no meaningful data.

The offset listed is a hexadecimal increment to the register's address, relative to that GPIO port's base address:

■ GPIO Port A (APB): 0x4000.4000

■ GPIO Port A (AHB): 0x4005.8000

■ GPIO Port B (APB): 0x4000.5000

■ GPIO Port B (AHB): 0x4005.9000

GPIO Port C (APB): 0x4000.6000

^{?=}Can be either 0 or 1, depending on the configuration

- GPIO Port C (AHB): 0x4005.A000
- GPIO Port D (APB): 0x4000.7000
- GPIO Port D (AHB): 0x4005.B000
- GPIO Port E (APB): 0x4002.4000
- GPIO Port E (AHB): 0x4005.C000
- GPIO Port F (APB): 0x4002.5000
- GPIO Port F (AHB): 0x4005.D000
- GPIO Port G (APB): 0x4002.6000
- GPIO Port G (AHB): 0x4005.E000
- GPIO Port H (APB): 0x4002.7000
- GPIO Port H (AHB): 0x4005.F000
- GPIO Port J (APB): 0x4003.D000
- GPIO Port J (AHB): 0x4006.0000

Note that each GPIO module clock must be enabled before the registers can be programmed (see page 283). There must be a delay of 3 system clocks after the GPIO module clock is enabled before any GPIO module registers are accessed.

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0, with the exception of the four JTAG/SWD pins (shown in the table below). A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

Table 9-6. GPIO Pins With Non-Zero Reset Values

GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	0	1	0	0	0x1
PA[5:2]	SSI0	0	1	0	0	0x1
PB[3:2]	I ² C0	0	1	0	0	0x1
PC[3:0]	JTAG/SWD	1	1	0	1	0x3

The default register type for the **GPIOCR** register is RO for all GPIO pins with the exception of the NMI pin and the four JTAG/SWD pins (PB7 and PC[3:0]). These five pins are the only GPIOs that are protected by the **GPIOCR** register. Because of this, the register type for GPIO Port B7 and GPIO Port C[3:0] is R/W.

The default reset value for the **GPIOCR** register is 0x0000.00FF for all GPIO pins, with the exception of the NMI pin and the four JTAG/SWD pins (PB7 and PC[3:0]). To ensure that the JTAG port is not accidentally programmed as GPIO pins, the PC[3:0] pins default to non-committable. Similarly, to ensure that the NMI pin is not accidentally programmed as a GPIO pin, the PB7 pin defaults to non-committable. Because of this, the default reset value of **GPIOCR** for GPIO Port B is 0x0000.007F while the default reset value of **GPIOCR** for Port C is 0x0000.00F0.

Table 9-7. GPIO Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPIODATA	R/W	0x0000.0000	GPIO Data	435
0x400	GPIODIR	R/W	0x0000.0000	GPIO Direction	436
0x404	GPIOIS	R/W	0x0000.0000	GPIO Interrupt Sense	437

Table 9-7. GPIO Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x408	GPIOIBE	R/W	0x0000.0000	GPIO Interrupt Both Edges	438
0x40C	GPIOIEV	R/W	0x0000.0000	GPIO Interrupt Event	439
0x410	GPIOIM	R/W	0x0000.0000	GPIO Interrupt Mask	440
0x414	GPIORIS	RO	0x0000.0000	GPIO Raw Interrupt Status	441
0x418	GPIOMIS	RO	0x0000.0000	GPIO Masked Interrupt Status	442
0x41C	GPIOICR	W1C	0x0000.0000	GPIO Interrupt Clear	444
0x420	GPIOAFSEL	R/W	-	GPIO Alternate Function Select	445
0x500	GPIODR2R	R/W	0x0000.00FF	GPIO 2-mA Drive Select	447
0x504	GPIODR4R	R/W	0x0000.0000	GPIO 4-mA Drive Select	448
0x508	GPIODR8R	R/W	0x0000.0000	GPIO 8-mA Drive Select	449
0x50C	GPIOODR	R/W	0x0000.0000	GPIO Open Drain Select	450
0x510	GPIOPUR	R/W	-	GPIO Pull-Up Select	451
0x514	GPIOPDR	R/W	0x0000.0000	GPIO Pull-Down Select	453
0x518	GPIOSLR	R/W	0x0000.0000	GPIO Slew Rate Control Select	455
0x51C	GPIODEN	R/W	-	GPIO Digital Enable	456
0x520	GPIOLOCK	R/W	0x0000.0001	GPIO Lock	458
0x524	GPIOCR	-	-	GPIO Commit	459
0x528	GPIOAMSEL	R/W	0x0000.0000	GPIO Analog Mode Select	461
0x52C	GPIOPCTL	R/W	-	GPIO Port Control	463
0xFD0	GPIOPeriphID4	RO	0x0000.0000	GPIO Peripheral Identification 4	465
0xFD4	GPIOPeriphID5	RO	0x0000.0000	GPIO Peripheral Identification 5	466
0xFD8	GPIOPeriphID6	RO	0x0000.0000	GPIO Peripheral Identification 6	467
0xFDC	GPIOPeriphID7	RO	0x0000.0000	GPIO Peripheral Identification 7	468
0xFE0	GPIOPeriphID0	RO	0x0000.0061	GPIO Peripheral Identification 0	469
0xFE4	GPIOPeriphID1	RO	0x0000.0000	GPIO Peripheral Identification 1	470
0xFE8	GPIOPeriphID2	RO	0x0000.0018	GPIO Peripheral Identification 2	471
0xFEC	GPIOPeriphID3	RO	0x0000.0001	GPIO Peripheral Identification 3	472
0xFF0	GPIOPCellID0	RO	0x0000.000D	GPIO PrimeCell Identification 0	473
0xFF4	GPIOPCellID1	RO	0x0000.00F0	GPIO PrimeCell Identification 1	474
0xFF8	GPIOPCellID2	RO	0x0000.0005	GPIO PrimeCell Identification 2	475
0xFFC	GPIOPCellID3	RO	0x0000.00B1	GPIO PrimeCell Identification 3	476

9.5 Register Descriptions

The remainder of this section lists and describes the GPIO registers, in numerical order by address offset.

Register 1: GPIO Data (GPIODATA), offset 0x000

The **GPIODATA** register is the data register. In software control mode, values written in the **GPIODATA** register are transferred onto the GPIO port pins if the respective pins have been configured as outputs through the **GPIO Direction (GPIODIR)** register (see page 436).

In order to write to **GPIODATA**, the corresponding bits in the mask, resulting from the address bus bits [9:2], must be set. Otherwise, the bit values remain unchanged by the write.

Similarly, the values read from this register are determined for each bit by the mask bit derived from the address used to access the data register, bits [9:2]. Bits that are set in the address mask cause the corresponding bits in **GPIODATA** to be read, and bits that are clear in the address mask cause the corresponding bits in **GPIODATA** to be read as 0, regardless of their value.


A read from **GPIODATA** returns the last bit value written if the respective pins are configured as outputs, or it returns the value on the corresponding input pin when these are configured as inputs. All bits are cleared by a reset.

GPIO Data (GPIODATA)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x000

Type R/W, reset 0x0000.0000

31 30 29



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DATA	R/W	0x00	GPIO Data


This register is virtually mapped to 256 locations in the address space. To facilitate the reading and writing of data to these registers by independent drivers, the data read from and written to the registers are masked by the eight address lines [9:2]. Reads from this register return its current state. Writes to this register only affect bits that are not masked by ADDR[9:2] and are configured as outputs. See "Data Register Operation" on page 428 for examples of reads and writes.

Register 2: GPIO Direction (GPIODIR), offset 0x400

The **GPIODIR** register is the data direction register. Setting a bit in the **GPIODIR** register configures the corresponding pin to be an output, while clearing a bit configures the corresponding pin to be an input. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.

GPIO Direction (GPIODIR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x400 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DIR	R/W	0x00	GPIO Data Direction


- 0 Corresponding pin is an input.
- 1 Corresponding pins is an output.

Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404

The **GPIOIS** register is the interrupt sense register. Setting a bit in the **GPIOIS** register configures the corresponding pin to detect levels, while clearing a bit configures the corresponding pin to detect edges. All bits are cleared by a reset.

GPIO Interrupt Sense (GPIOIS)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x404



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IS	R/W	0x00	GPIO Interrupt Sense

- The edge on the corresponding pin is detected (edge-sensitive).
- 1 The level on the corresponding pin is detected (level-sensitive).


Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408

The **GPIOIBE** register allows both edges to cause interrupts. When the corresponding bit in the **GPIO Interrupt Sense (GPIOIS)** register (see page 437) is set to detect edges, setting a bit in the **GPIOIBE** register configures the corresponding pin to detect both rising and falling edges, regardless of the corresponding bit in the **GPIO Interrupt Event (GPIOIEV)** register (see page 439). Clearing a bit configures the pin to be controlled by the **GPIOIEV** register. All bits are cleared by a reset.

GPIO Interrupt Both Edges (GPIOIBE)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x408

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IBE	R/W	0x00	GPIO Interrupt Both Edges


- 0 Interrupt generation is controlled by the GPIO Interrupt Event (GPIOIEV) register (see page 439).
- 1 Both edges on the corresponding pin trigger an interrupt.


Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C

The **GPIOIEV** register is the interrupt event register. Setting a bit in the **GPIOIEV** register configures the corresponding pin to detect rising edges or high levels, depending on the corresponding bit value in the **GPIO Interrupt Sense (GPIOIS)** register (see page 437). Clearing a bit configures the pin to detect falling edges or low levels, depending on the corresponding bit value in the **GPIOIS** register. All bits are cleared by a reset.

GPIO Interrupt Event (GPIOIEV)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x40C





Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IEV	R/W	0x00	GPIO Interrupt Event


- 0 A falling edge or a Low level on the corresponding pin triggers an interrupt.
- 1 A rising edge or a High level on the corresponding pin triggers an interrupt.

Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410

The **GPIOIM** register is the interrupt mask register. Setting a bit in the **GPIOIM** register allows interrupts that are generated by the corresponding pin to be sent to the interrupt controller on the combined interrupt signal. Clearing a bit prevents an interrupt on the corresponding pin from being sent to the interrupt controller. All bits are cleared by a reset.

GPIO Interrupt Mask (GPIOIM)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x410




Bit/Field

Name

Type

Reset



Ditt icia	Hamo	Турс	110001	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IME	R/W	0x00	GPIO Interrupt Mask Enable

Description


- 0 The interrupt from the corresponding pin is masked.
- 1 The interrupt from the corresponding pin is sent to the interrupt controller.

Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414

The **GPIORIS** register is the raw interrupt status register. A bit in this register is set when an interrupt condition occurs on the corresponding GPIO pin. If the corresponding bit in the **GPIO Interrupt Mask (GPIOIM)** register (see page 440) is set, the interrupt is sent to the interrupt controller. Bits read as zero indicate that corresponding input pins have not initiated an interrupt. A bit in this register can be cleared by writing a 1 to the corresponding bit in the **GPIO Interrupt Clear (GPIOICR)** register.

GPIO Raw Interrupt Status (GPIORIS)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x414 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	RIS	RO	0x00	GPIO Interrupt Raw Status

Value Description

- 1 An interrupt condition has occurred on the corresponding pin.
- O An interrupt condition has not occurred on the corresponding pin.

A bit is cleared by writing a 1 to the corresponding bit in the **GPIOICR** register.

Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418

The **GPIOMIS** register is the masked interrupt status register. If a bit is set in this register, the corresponding interrupt has triggered an interrupt to the interrupt controller. If a bit is clear, either no interrupt has been generated, or the interrupt is masked.


In addition to providing GPIO functionality, PB4 can also be used as an external trigger for the ADC. If PB4 is configured as a non-masked interrupt pin (the appropriate bit of GPIOIM is set), an interrupt for Port B is generated, and an external trigger signal is sent to the ADC. If the **ADC Event Multiplexer Select (ADCEMUX)** register is configured to use the external trigger, an ADC conversion is initiated. See page 652.

If no other Port B pins are being used to generate interrupts, the **Interrupt 0-31 Set Enable (EN0)** register can disable the Port B interrupts, and the ADC interrupt can be used to read back the converted data. Otherwise, the Port B interrupt handler must ignore and clear interrupts on PB4 and wait for the ADC interrupt, or the ADC interrupt must be disabled in the **EN0** register and the Port B interrupt handler must poll the ADC registers until the conversion is completed. See page 133 for more information.


GPIOMIS is the state of the interrupt after masking.

GPIO Masked Interrupt Status (GPIOMIS)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002,7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000



Offset 0x418



Bit/Field Name Type Reset Description

31:8 reserved RO 0x0000.00 Software sh

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
7:0	MIS	RO	0x00	GPIO Masked Interrupt Status
				Value Description
				An interrupt condition on the corresponding pin has triggered an interrupt to the interrupt controller.
				O An interrupt condition on the corresponding pin is masked or has not occurred.
				A hit is cleared by writing a 1 to the corresponding hit in the GPIQICR

A bit is cleared by writing a 1 to the corresponding bit in the $\ensuremath{\mathbf{GPIOICR}}$ register.

Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C


The **GPIOICR** register is the interrupt clear register. Writing a 1 to a bit in this register clears the corresponding interrupt bit in the **GPIORIS** and **GPIOMIS** registers. Writing a 0 has no effect.

GPIO Interrupt Clear (GPIOICR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000

Offset 0x41C

Type W1C, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IC	W1C	0x00	GPIO Interrupt Clear

- 1 The corresponding interrupt is cleared.
- 0 The corresponding interrupt is unaffected.

Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420

The **GPIOAFSEL** register is the mode control select register. If a bit is clear, the pin is used as a GPIO and is controlled by the GPIO registers. Setting a bit in this register configures the corresponding GPIO line to be controlled by an associated peripheral. Several possible peripheral functions are multiplexed on each GPIO. The **GPIO Port Control (GPIOPCTL)** register is used to select one of the possible functions. Table 23-5 on page 1164 details which functions are muxed on each GPIO pin. The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in the table below.

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0, with the exception of the four JTAG/SWD pins (shown in the table below). A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

Table 9-8. GPIO Pins With Non-Zero Reset Values

GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	0	1	0	0	0x1
PA[5:2]	SSI0	0	1	0	0	0x1
PB[3:2]	I ² C0	0	1	0	0	0x1
PC[3:0]	JTAG/SWD	1	1	0	1	0x3


Caution – It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. As a result, the debugger may be locked out of the part. This issue can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is provided for the NMI pin (PB7) and the four JTAG/SWD pins (PC[3:0]). Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL) register (see page 445), GPIO Pull Up Select (GPIOPUR) register (see page 451), GPIO Pull-Down Select (GPIOPDR) register (see page 453), and GPIO Digital Enable (GPIODEN) register (see page 456) are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 458) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 459) have been set.

When using the I^2C module, in addition to setting the **GPIOAFSEL** register bits for the I^2C clock and data pins, the data pins should be set to open drain using the **GPIO Open Drain Select** (**GPIOODR**) register (see examples in "Initialization and Configuration" on page 430).

GPIO Alternate Function Select (GPIOAFSEL)

GPIO Port A (APB) base: 0x4000.4000
GPIO Port A (AHB) base: 0x4005.8000
GPIO Port B (APB) base: 0x4005.8000
GPIO Port B (APB) base: 0x4005.9000
GPIO Port B (AHB) base: 0x4005.9000
GPIO Port C (APB) base: 0x4005.4000
GPIO Port C (AHB) base: 0x4005.4000
GPIO Port D (AHB) base: 0x4005.4000
GPIO Port D (AHB) base: 0x4005.8000
GPIO Port D (AHB) base: 0x4005.8000
GPIO Port E (APB) base: 0x4005.000
GPIO Port E (AHB) base: 0x4002.5000
GPIO Port F (AHB) base: 0x4002.5000
GPIO Port F (AHB) base: 0x4005.5000
GPIO Port G (APB) base: 0x4005.5000
GPIO Port G (AHB) base: 0x4005.6000
GPIO Port G (AHB) base: 0x4005.6000
GPIO Port H (AHB) base: 0x4002.7000
GPIO Port H (AHB) base: 0x4005.7000
GPIO Port J (AHB) base: 0x4005.0000
GPIO Port J (AHB) base: 0x4005.0000
GPIO Port J (AHB) base: 0x4005.0000
GPIO Port J (AHB) base: 0x4006.0000
Offset 0x420
Type R/W, reset -



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	AFSEL	R/W	-	GPIO Alternate Function Select


- The associated pin functions as a GPIO and is controlled by the GPIO registers.
- The associated pin functions as a peripheral signal and is controlled by the alternate hardware function.
 The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in Table 9-1 on page 422.

Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500

The **GPIODR2R** register is the 2-mA drive control register. Each GPIO signal in the port can be individually configured without affecting the other pads. When setting the DRV2 bit for a GPIO signal, the corresponding DRV4 bit in the **GPIODR4R** register and DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware. By default, all GPIO pins have 2-mA drive.

GPIO 2-mA Drive Select (GPIODR2R)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x500 Type R/W, reset 0x0000.00FF



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DRV2	R/W	0xFF	Output Pad 2-mA Drive Enable

Value Description

- 1 The corresponding GPIO pin has 2-mA drive.
- The drive for the corresponding GPIO pin is controlled by the GPIODR4R or GPIODR8R register.


Setting a bit in either the **GPIODR4** register or the **GPIODR8** register clears the corresponding 2-mA enable bit. The change is effective on the second clock cycle after the write if accessing GPIO via the APB memory aperture. If using AHB access, the change is effective on the next clock cycle.

Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504

The GPIODR4R register is the 4-mA drive control register. Each GPIO signal in the port can be individually configured without affecting the other pads. When setting the DRV4 bit for a GPIO signal, the corresponding DRV2 bit in the GPIODR2R register and DRV8 bit in the GPIODR8R register are automatically cleared by hardware.

GPIO 4-mA Drive Select (GPIODR4R)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x504 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DRV4	R/W	0x00	Output Pad 4-mA Drive Enable

Value Description

- The corresponding GPIO pin has 4-mA drive.
- 0 The drive for the corresponding GPIO pin is controlled by the GPIODR2R or GPIODR8R register.

Setting a bit in either the GPIODR2 register or the GPIODR8 register clears the corresponding 4-mA enable bit. The change is effective on the second clock cycle after the write if accessing GPIO via the APB memory aperture. If using AHB access, the change is effective on the next clock cycle.


Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508

The **GPIODR8R** register is the 8-mA drive control register. Each GPIO signal in the port can be individually configured without affecting the other pads. When setting the DRV8 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and DRV4 bit in the **GPIODR4R** register are automatically cleared by hardware. The 8-mA setting is also used for high-current operation.

Note: There is no configuration difference between 8-mA and high-current operation. The additional current capacity results from a shift in the V_{OH}/V_{OL} levels. See "Recommended DC Operating Conditions" on page 1204 for further information.

GPIO 8-mA Drive Select (GPIODR8R)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port F (APR) base: 0x4002 4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x508 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DRV8	R/W	0x00	Output Pad 8-mA Drive Enable

Value Description

- 1 The corresponding GPIO pin has 8-mA drive.
- The drive for the corresponding GPIO pin is controlled by the GPIODR2R or GPIODR4R register.

Setting a bit in either the **GPIODR2** register or the **GPIODR4** register clears the corresponding 8-mA enable bit. The change is effective on the second clock cycle after the write if accessing GPIO via the APB memory aperture. If using AHB access, the change is effective on the next clock cycle.


Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C

The **GPIOODR** register is the open drain control register. Setting a bit in this register enables the open-drain configuration of the corresponding GPIO pad. When open-drain mode is enabled, the corresponding bit should also be set in the **GPIO Digital Enable (GPIODEN)** register (see page 456). Corresponding bits in the drive strength and slew rate control registers (**GPIODR2R**, **GPIODR4R**, **GPIODR8R**, and **GPIOSLR**) can be set to achieve the desired rise and fall times. The GPIO acts as an open-drain input if the corresponding bit in the **GPIODIR** register is cleared. If open drain is selected while the GPIO is configured as an input, the GPIO will remain an input and the open-drain selection has no effect until the GPIO is changed to an output.

When using the I²C module, in addition to configuring the pin to open drain, the **GPIO Alternate Function Select (GPIOAFSEL)** register bits for the I²C clock and data pins should be set (see examples in "Initialization and Configuration" on page 430).

GPIO Open Drain Select (GPIOODR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x50C



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	ODE	R/W	0x00	Output Pad Open Drain Enable

- 1 The corresponding pin is configured as open drain.
- 0 The corresponding pin is not configured as open drain.

Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510

The **GPIOPUR** register is the pull-up control register. When a bit is set, a weak pull-up resistor on the corresponding GPIO signal is enabled. Setting a bit in **GPIOPUR** automatically clears the corresponding bit in the **GPIO Pull-Down Select (GPIOPDR)** register (see page 453). Write access to this register is protected with the **GPIOCR** register. Bits in **GPIOCR** that are cleared prevent writes to the equivalent bit in this register.

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0, with the exception of the four JTAG/SWD pins (shown in the table below). A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

Table 9-9.	GPIO P	ins With	Non-Zero	Reset	Values

GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	0	1	0	0	0x1
PA[5:2]	SSI0	0	1	0	0	0x1
PB[3:2]	I ² C0	0	1	0	0	0x1
PC[3:0]	JTAG/SWD	1	1	0	1	0x3

Note: The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is provided for the NMI pin (PB7) and the four JTAG/SWD pins (PC[3:0]). Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL) register (see page 445), GPIO Pull Up Select (GPIOPUR) register (see page 451), GPIO Pull-Down Select (GPIOPDR) register (see page 453), and GPIO Digital Enable (GPIODEN) register (see page 456) are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 458) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 459) have been set.


GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4006.6000 GPIO Port C (AHB) base: 0x4000.6000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (APB) base: 0x4005.8000 GPIO Port D (AHB) base: 0x4005.8000 GPIO Port E (APB) base: 0x4005.0000 GPIO Port E (AHB) base: 0x4005.0000 GPIO Port F (AHB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4002.50000 GPIO Port F (AHB) base: 0x4005.0000

GPIO Pull-Up Select (GPIOPUR)

GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4002.6000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000

GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (APB) base: 0x4006.0000 Offset 0x510

Type R/W, reset -



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PUE	R/W	-	Pad Weak Pull-Up Enable
				Value Description The corresponding pin has a weak pull-up resistor. The corresponding pin is not affected.

Setting a bit in the **GPIOPDR** register clears the corresponding bit in the **GPIOPUR** register. The change is effective on the second clock cycle after the write if accessing GPIO via the APB memory aperture. If using AHB access, the change is effective on the next clock cycle. The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in Table 9-1 on page 422.

Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514

The **GPIOPDR** register is the pull-down control register. When a bit is set, a weak pull-down resistor on the corresponding GPIO signal is enabled. Setting a bit in **GPIOPDR** automatically clears the corresponding bit in the **GPIO Pull-Up Select (GPIOPUR)** register (see page 451).

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0, with the exception of the four JTAG/SWD pins (shown in the table below). A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.


Table 9-10. GPIO Pins With Non-Zero Reset Values

GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	0	1	0	0	0x1
PA[5:2]	SSI0	0	1	0	0	0x1
PB[3:2]	I ² C0	0	1	0	0	0x1
PC[3:0]	JTAG/SWD	1	1	0	1	0x3

Note: The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is provided for the NMI pin (PB7) and the four JTAG/SWD pins (PC[3:0]). Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL) register (see page 445), GPIO Pull Up Select (GPIOPUR) register (see page 451), GPIO Pull-Down Select (GPIOPDR) register (see page 453), and GPIO Digital Enable (GPIODEN) register (see page 456) are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 458) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 459) have been set.

GPIO Pull-Down Select (GPIOPDR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x514 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PDE	R/W	0x00	Pad Weak Pull-Down Enable
				Value Description The corresponding pin has a weak pull-down resistor. The corresponding pin is not affected.


Setting a bit in the **GPIOPUR** register clears the corresponding bit in the **GPIOPDR** register. The change is effective on the second clock cycle after the write if accessing GPIO via the APB memory aperture. If using AHB access, the change is effective on the next clock cycle.

Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518

The **GPIOSLR** register is the slew rate control register. Slew rate control is only available when using the 8-mA drive strength option via the **GPIO 8-mA Drive Select (GPIODR8R)** register (see page 449).

GPIO Slew Rate Control Select (GPIOSLR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x518 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	SRL	R/W	0x00	Slew Rate Limit Enable (8-mA drive only)

- 1 Slew rate control is enabled for the corresponding pin.
- O Slew rate control is disabled for the corresponding pin.

Register 18: GPIO Digital Enable (GPIODEN), offset 0x51C

Note: Pins configured as digital inputs are Schmitt-triggered.

The **GPIODEN** register is the digital enable register. By default, all GPIO signals except those listed below are configured out of reset to be undriven (tristate). Their digital function is disabled; they do not drive a logic value on the pin and they do not allow the pin voltage into the GPIO receiver. To use the pin as a digital input or output (either GPIO or alternate function), the corresponding GPIODEN bit must be set.

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0, with the exception of the four JTAG/SWD pins (shown in the table below). A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.


Table 9-11. GPIO Pins With Non-Zero Reset Values

GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	0	1	0	0	0x1
PA[5:2]	SSI0	0	1	0	0	0x1
PB[3:2]	I ² C0	0	1	0	0	0x1
PC[3:0]	JTAG/SWD	1	1	0	1	0x3

Note: The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is provided for the NMI pin (PB7) and the four JTAG/SWD pins (PC[3:0]). Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL) register (see page 445), GPIO Pull Up Select (GPIOPUR) register (see page 451), GPIO Pull-Down Select (GPIOPDR) register (see page 453), and GPIO Digital Enable (GPIODEN) register (see page 456) are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 458) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 459) have been set.

GPIO Digital Enable (GPIODEN)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.8000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4006.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4005.B000 GPIO Port D (APB) base: 0x4002.4000 GPIO Port E (APB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.5000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (APB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4005.D000 GPIO Port H (APB) base: 0x4005.F000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4005.D000 GPIO Port J (APB) base: 0x4006.0000 Offset 0x51C



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DEN	R/W	-	Digital Enable


- 0 The digital functions for the corresponding pin are disabled.
- The digital functions for the corresponding pin are enabled. The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in Table 9-1 on page 422.

Register 19: GPIO Lock (GPIOLOCK), offset 0x520

The **GPIOLOCK** register enables write access to the **GPIOCR** register (see page 459). Writing 0x4C4F.434B to the **GPIOLOCK** register unlocks the **GPIOCR** register. Writing any other value to the **GPIOLOCK** register re-enables the locked state. Reading the **GPIOLOCK** register returns the lock status rather than the 32-bit value that was previously written. Therefore, when write accesses are disabled, or locked, reading the **GPIOLOCK** register returns 0x0000.0001. When write accesses are enabled, or unlocked, reading the **GPIOLOCK** register returns 0x0000.0000.

GPIO Lock (GPIOLOCK)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x520 Type R/W, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:0	LOCK	R/W	0x0000 0001	GPIO Lock

A write of the value 0x4C4F.434B unlocks the **GPIO Commit (GPIOCR)** register for write access.A write of any other value or a write to the **GPIOCR** register reapplies the lock, preventing any register updates. A read of this register returns the following values:

Value Description

0x1 The **GPIOCR** register is locked and may not be modified.

0x0 The **GPIOCR** register is unlocked and may be modified.

Register 20: GPIO Commit (GPIOCR), offset 0x524

The GPIOCR register is the commit register. The value of the GPIOCR register determines which bits of the GPIOAFSEL, GPIOPUR, GPIOPDR, and GPIODEN registers are committed when a write to these registers is performed. If a bit in the **GPIOCR** register is cleared, the data being written to the corresponding bit in the GPIOAFSEL, GPIOPUR, GPIOPDR, or GPIODEN registers cannot be committed and retains its previous value. If a bit in the **GPIOCR** register is set, the data being written to the corresponding bit of the GPIOAFSEL, GPIOPUR, GPIOPDR, or GPIODEN registers is committed to the register and reflects the new value.


The contents of the GPIOCR register can only be modified if the status in the GPIOLOCK register is unlocked. Writes to the GPIOCR register are ignored if the status in the GPIOLOCK register is locked.

Important: This register is designed to prevent accidental programming of the registers that control connectivity to the NMI and JTAG/SWD debug hardware. By initializing the bits of the GPIOCR register to 0 for PB7 and PC[3:0], the NMI and JTAG/SWD debug port can only be converted to GPIOs through a deliberate set of writes to the **GPIOLOCK**, **GPIOCR**, and the corresponding registers.

> Because this protection is currently only implemented on the NMI and JTAG/SWD pins on PB7 and PC[3:0], all of the other bits in the GPIOCR registers cannot be written with 0x0. These bits are hardwired to 0x1, ensuring that it is always possible to commit new values to the GPIOAFSEL, GPIOPUR, GPIOPDR, or GPIODEN register bits of these other pins.

GPIO Commit (GPIOCR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x524 Type -, reset



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CR	-	-	GPIO Commit

Value Description

- 1 The corresponding GPIOAFSEL, GPIOPUR, GPIOPDR, or GPIODEN bits can be written.
- The corresponding GPIOAFSEL, GPIOPUR, GPIOPDR, or GPIODEN bits cannot be written.

Note:

The default register type for the **GPIOCR** register is RO for all GPIO pins with the exception of the NMI pin and the four JTAG/SWD pins (PB7 and PC[3:0]). These five pins are the only GPIOs that are protected by the **GPIOCR** register. Because of this, the register type for GPIO Port B7 and GPIO Port C[3:0] is R/W.

The default reset value for the **GPIOCR** register is 0x0000.00FF for all GPIO pins, with the exception of the NMI pin and the four JTAG/SWD pins (PB7 and PC[3:0]). To ensure that the JTAG port is not accidentally programmed as GPIO pins, the PC[3:0] pins default to non-committable. Similarly, to ensure that the NMI pin is not accidentally programmed as a GPIO pin, the PB7 pin defaults to non-committable. Because of this, the default reset value of **GPIOCR** for GPIO Port B is 0x0000.007F while the default reset value of **GPIOCR** for Port C is 0x0000.00FO.

Register 21: GPIO Analog Mode Select (GPIOAMSEL), offset 0x528

Important: This register is only valid for ports D and E; the corresponding base addresses for the remaining ports are not valid.

If any pin is to be used as an ADC input, the appropriate bit in **GPIOAMSEL** must be set to disable the analog isolation circuit.


The **GPIOAMSEL** register controls isolation circuits to the analog side of a unified I/O pad. Because the GPIOs may be driven by a 5-V source and affect analog operation, analog circuitry requires isolation from the pins when they are not used in their analog function.

Each bit of this register controls the isolation circuitry for the corresponding GPIO signal. For information on which GPIO pins can be used for ADC functions, refer to Table 23-5 on page 1164.

GPIO Analog Mode Select (GPIOAMSEL)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x528

Type R/W, reset 0x0000.0000



Bit/Field Name Type Reset Description

31:8 reserved RO 0x0000.00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Type	Reset	Description
7:0	GPIOAMSEL	R/W	0x00	GPIO Analog Mode Select

Value Description

- The analog function of the pin is enabled, the isolation is disabled, and the pin is capable of analog functions.
- The analog function of the pin is disabled, the isolation is enabled, and the pin is capable of digital functions as specified by the other GPIO configuration registers.

Note: This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad.

The reset state of this register is 0 for all signals.

Register 22: GPIO Port Control (GPIOPCTL), offset 0x52C

The **GPIOPCTL** register is used in conjunction with the **GPIOAFSEL** register and selects the specific peripheral signal for each GPIO pin when using the alternate function mode. Most bits in the **GPIOAFSEL** register are cleared on reset, therefore most GPIO pins are configured as GPIOs by default. When a bit is set in the **GPIOAFSEL** register, the corresponding GPIO signal is controlled by an associated peripheral. The **GPIOPCTL** register selects one out of a set of peripheral functions for each GPIO, providing additional flexibility in signal definition. For information on the defined encodings for the bit fields in this register, refer to Table 23-5 on page 1164. The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in the table below.

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0, with the exception of the four JTAG/SWD pins (shown in the table below). A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

Table 9-12, GPIO Pins With Non-Zero Reset Values

GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	0	1	0	0	0x1
PA[5:2]	SSI0	0	1	0	0	0x1
PB[3:2]	I ² C0	0	1	0	0	0x1
PC[3:0]	JTAG/SWD	1	1	0	1	0x3

GPIO Port Control (GPIOPCTL) GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x52C Type R/W, reset -31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 PMC7 PMC6 PMC5 PMC4 R/W Туре Reset 15 14 13 12 11 10 8 7 3 2 0 PMC2 PMC0 PMC3 PMC1 R/W Туре Reset Bit/Field Name Reset Description Type 31:28 PMC7 R/W Port Mux Control 7

This field controls the configuration for GPIO pin 7.


Bit/Field	Name	Туре	Reset	Description
27:24	PMC6	R/W	-	Port Mux Control 6 This field controls the configuration for GPIO pin 6.
23:20	PMC5	R/W	-	Port Mux Control 5 This field controls the configuration for GPIO pin 5.
19:16	PMC4	R/W	-	Port Mux Control 4 This field controls the configuration for GPIO pin 4.
15:12	PMC3	R/W	-	Port Mux Control 3 This field controls the configuration for GPIO pin 3.
11:8	PMC2	R/W	-	Port Mux Control 2 This field controls the configuration for GPIO pin 2.
7:4	PMC1	R/W	-	Port Mux Control 1 This field controls the configuration for GPIO pin 1.
3:0	PMC0	R/W	-	Port Mux Control 0 This field controls the configuration for GPIO pin 0.

Register 23: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 4 (GPIOPeriphID4)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0xFD0 Type RO, reset 0x0000.0000




Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID4	RO	0x00	GPIO Peripheral ID Register [7:0]

Register 24: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 5 (GPIOPeriphID5)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0xFD4 Type RO, reset 0x0000.0000




Bit/Field	Name	туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID5	RO	0x00	GPIO Peripheral ID Register [15:8]

Register 25: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 6 (GPIOPeriphID6)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0xFD8 Type RO, reset 0x0000.0000




Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID6	RO	0x00	GPIO Peripheral ID Register [23:16]

Register 26: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 7 (GPIOPeriphID7)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0xFDC Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID7	RO	0x00	GPIO Peripheral ID Register [31:24]

Register 27: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0


The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 0 (GPIOPeriphID0)

Name

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0xFE0 Type RO, reset 0x0000.0061

Bit/Field



31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID0	RO	0x61	GPIO Peripheral ID Register [7:0] Can be used by software to identify the presence of this peripheral.

Description

Reset

Register 28: GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4


The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 1 (GPIOPeriphID1)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0xFE4 Type RO, reset 0x0000.0000

Name

Bit/Field



31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID1	RO	0x00	GPIO Peripheral ID Register [15:8] Can be used by software to identify the presence of this peripheral.

Description

Reset

Register 29: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8


The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 2 (GPIOPeriphID2)

Name

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0xFE8 Type RO, reset 0x0000.0018

Bit/Field



31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID2	RO	0x18	GPIO Peripheral ID Register [23:16] Can be used by software to identify the presence of this peripheral.

Description

Reset

Register 30: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC


The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 3 (GPIOPeriphID3)

Name

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0xFEC Type RO, reset 0x0000.0001

Bit/Field



31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID3	RO	0x01	GPIO Peripheral ID Register [31:24] Can be used by software to identify the presence of this peripheral.

Description

Reset

Register 31: GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0


The **GPIOPCeIIID1**, **GPIOPCeIIID1**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 0 (GPIOPCellID0)

Name

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0xFF0 Type RO, reset 0x0000.000D

Bit/Field



31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID0	RO	0x0D	GPIO PrimeCell ID Register [7:0] Provides software a standard cross-peripheral identification system.

Description

Reset

Register 32: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4


The **GPIOPCeIIID1**, **GPIOPCeIIID1**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 1 (GPIOPCellID1)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0xFF4 Type RO, reset 0x0000.00F0

Name

Bit/Field



31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID1	RO	0xF0	GPIO PrimeCell ID Register [15:8] Provides software a standard cross-peripheral identification system.

Description

Reset

Register 33: GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8


The **GPIOPCeIIID1**, **GPIOPCeIIID1**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 2 (GPIOPCellID2)

Name

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0xFF8 Type RO, reset 0x0000.0005

Bit/Field



31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID2	RO	0x05	GPIO PrimeCell ID Register [23:16] Provides software a standard cross-peripheral identification system.

Description

Reset

Register 34: GPIO PrimeCell Identification 3 (GPIOPCelIID3), offset 0xFFC

The **GPIOPCeIIID1**, **GPIOPCeIIID1**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 3 (GPIOPCellID3)


Name

Type

Reset

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0xFFC Type RO, reset 0x0000.00B1

Bit/Field



31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID3	RO	0xB1	GPIO PrimeCell ID Register [31:24] Provides software a standard cross-peripheral identification system.

Description

10 External Peripheral Interface (EPI)

The External Peripheral Interface is a high-speed parallel bus for external peripherals or memory. It has several modes of operation to interface gluelessly to many types of external devices. The External Peripheral Interface is similar to a standard microprocessor address/data bus, except that it must typically be connected to just one type of external device. Enhanced capabilities include µDMA support, clocking control and support for external FIFO buffers.

The EPI has the following features:

- 8/16/32-bit dedicated parallel bus for external peripherals and memory
- Memory interface supports contiguous memory access independent of data bus width, thus enabling code execution directly from SDRAM, SRAM and Flash memory
- Blocking and non-blocking reads
- Separates processor from timing details through use of an internal write FIFO
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
 - Separate channels for read and write
 - Read channel request asserted by programmable levels on the internal non-blocking read FIFO (NBRFIFO)
 - Write channel request asserted by empty on the internal write FIFO (WFIFO)

The EPI supports three primary functional modes: Synchronous Dynamic Random Access Memory (SDRAM) mode, Traditional Host-Bus mode, and General-Purpose mode. The EPI module also provides custom GPIOs; however, unlike regular GPIOs, the EPI module uses a FIFO in the same way as a communication mechanism and is speed-controlled using clocking.

- Synchronous Dynamic Random Access Memory (SDRAM) mode
 - Supports x16 (single data rate) SDRAM at up to 50 MHz
 - Supports low-cost SDRAMs up to 64 MB (512 megabits)
 - Includes automatic refresh and access to all banks/rows
 - Includes a Sleep/Standby mode to keep contents active with minimal power draw
 - Multiplexed address/data interface for reduced pin count
- Host-Bus mode
 - Traditional x8 and x16 MCU bus interface capabilities
 - Similar device compatibility options as PIC, ATmega, 8051, and others
 - Access to SRAM, NOR Flash memory, and other devices, with up to 1 MB of addressing in unmultiplexed mode and 256 MB in multiplexed mode (512 MB in Host-Bus 16 mode with no byte selects)

- Support of both muxed and de-muxed address and data
- Access to a range of devices supporting the non-address FIFO x8 and x16 interface variant, with support for external FIFO (XFIFO) EMPTY and FULL signals
- Speed controlled, with read and write data wait-state counters
- Chip select modes include ALE, CSn, Dual CSn and ALE with dual CSn
- Manual chip-enable (or use extra address pins)
- General-Purpose mode
 - Wide parallel interfaces for fast communications with CPLDs and FPGAs
 - Data widths up to 32 bits
 - Data rates up to 150 MB/second
 - Optional "address" sizes from 4 bits to 20 bits
 - Optional clock output, read/write strobes, framing (with counter-based size), and clock-enable input
- General parallel GPIO
 - 1 to 32 bits, FIFOed with speed control
 - Useful for custom peripherals or for digital data acquisition and actuator controls

10.1 EPI Block Diagram

Figure 10-1 on page 479 provides a block diagram of a Stellaris[®] EPI module.




Figure 10-1. EPI Block Diagram

10.2 Signal Description

Table 10-1 on page 479 and Table 10-2 on page 480 list the external signals of the EPI controller and describe the function of each. The EPI controller signals are alternate functions for GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the GPIO pin placement for the EPI signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 445) should be set to choose the EPI controller function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 463) to assign the EPI signals to the specified GPIO port pins. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 421.

Table 10-1. Signals for External Peripheral Interface (100LQFP)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
EPI0S0	83	PH3 (8)	I/O	TTL	EPI module 0 signal 0.
EPI0S1	84	PH2 (8)	I/O	TTL	EPI module 0 signal 1.
EPI0S2	25	PC4 (8)	I/O	TTL	EPI module 0 signal 2.
EPIOS3	24	PC5 (8)	I/O	TTL	EPI module 0 signal 3.
EPI0S4	23	PC6 (8)	I/O	TTL	EPI module 0 signal 4.
EPI0S5	22	PC7 (8)	I/O	TTL	EPI module 0 signal 5.
EPI0S6	86	PH0 (8)	I/O	TTL	EPI module 0 signal 6.
EPI0S7	85	PH1 (8)	I/O	TTL	EPI module 0 signal 7.
EPI0S8	74	PE0 (8)	I/O	TTL	EPI module 0 signal 8.
EPIOS9	75	PE1 (8)	I/O	TTL	EPI module 0 signal 9.

Table 10-1. Signals for External Peripheral Interface (100LQFP) (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
EPIOS10	76	PH4 (8)	I/O	TTL	EPI module 0 signal 10.
EPI0S11	63	PH5 (8)	I/O	TTL	EPI module 0 signal 11.
EPI0S12	42	PF4 (8)	I/O	TTL	EPI module 0 signal 12.
EPIOS13	19	PG0 (8)	I/O	TTL	EPI module 0 signal 13.
EPI0S14	18	PG1 (8)	I/O	TTL	EPI module 0 signal 14.
EPIOS15	41	PF5 (8)	I/O	TTL	EPI module 0 signal 15.
EPIOS16	14	PJ0 (8)	I/O	TTL	EPI module 0 signal 16.
EPI0S17	87	PJ1 (8)	I/O	TTL	EPI module 0 signal 17.
EPIOS18	39	PJ2 (8)	I/O	TTL	EPI module 0 signal 18.
EPIOS19	97	PD4 (10)	I/O	TTL	EPI module 0 signal 19.
EPI0S20	12	PD2 (8)	I/O	TTL	EPI module 0 signal 20.
EPI0S21	13	PD3 (8)	I/O	TTL	EPI module 0 signal 21.
EPI0S22	91	PB5 (8)	I/O	TTL	EPI module 0 signal 22.
EPI0S23	92	PB4 (8)	I/O	TTL	EPI module 0 signal 23.
EPI0S24	95	PE2 (8)	I/O	TTL	EPI module 0 signal 24.
EPI0S25	96	PE3 (8)	I/O	TTL	EPI module 0 signal 25.
EPI0S26	62	PH6 (8)	I/O	TTL	EPI module 0 signal 26.
EPI0S27	15	PH7 (8)	I/O	TTL	EPI module 0 signal 27.
EPI0S28	98	PD5 (10)	I/O	TTL	EPI module 0 signal 28.
EPI0S29	99	PD6 (10)	I/O	TTL	EPI module 0 signal 29.
EPIOS30	100	PD7 (10)	I/O	TTL	EPI module 0 signal 30.
EPIOS31	36	PG7 (9)	I/O	TTL	EPI module 0 signal 31.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 10-2. Signals for External Peripheral Interface (108BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
EPI0S0	D10	PH3 (8)	I/O	TTL	EPI module 0 signal 0.
EPIOS1	D11	PH2 (8)	I/O	TTL	EPI module 0 signal 1.
EPI0S2	L1	PC4 (8)	I/O	TTL	EPI module 0 signal 2.
EPIOS3	M1	PC5 (8)	I/O	TTL	EPI module 0 signal 3.
EPI0S4	M2	PC6 (8)	I/O	TTL	EPI module 0 signal 4.
EPIOS5	L2	PC7 (8)	I/O	TTL	EPI module 0 signal 5.
EPIOS6	C9	PH0 (8)	I/O	TTL	EPI module 0 signal 6.
EPIOS7	C8	PH1 (8)	I/O	TTL	EPI module 0 signal 7.
EPIOS8	B11	PE0 (8)	I/O	TTL	EPI module 0 signal 8.
EPIOS9	A12	PE1 (8)	I/O	TTL	EPI module 0 signal 9.
EPIOS10	B10	PH4 (8)	I/O	TTL	EPI module 0 signal 10.
EPIOS11	F10	PH5 (8)	I/O	TTL	EPI module 0 signal 11.
EPIOS12	K4	PF4 (8)	I/O	TTL	EPI module 0 signal 12.
EPIOS13	K1	PG0 (8)	I/O	TTL	EPI module 0 signal 13.

Pin Name Pin Number Pin Mux / Pin Pin Type Buffer Type^a Description **Assignment** K2 PG1 (8) I/O TTL EPI module 0 signal 14. EPIOS14 EPI0S15 K3 PF5 (8) I/O TTL EPI module 0 signal 15. TTL F3 PJ0 (8) I/O EPI module 0 signal 16. EPTOS16 I/O TTI EPT0S17 B6 PJ1 (8) EPI module 0 signal 17. K6 PJ2 (8) I/O TTL EPI module 0 signal 18. EPIOS18 **B**5 I/O TTL PD4 (10) EPI module 0 signal 19. EPI0S19 I/O TTI EPI0S20 H2 PD2 (8) EPI module 0 signal 20. TTL H1 PD3 (8) I/O EPI module 0 signal 21. EPT0S21 EPI0S22 **B7** PB5 (8) I/O TTL EPI module 0 signal 22. PB4 (8) I/O TTL EPI0S23 A6 EPI module 0 signal 23. A4 PE2 (8) I/O TTL EPI module 0 signal 24. EPT0S24 I/O TTI B4 PE3 (8) EPI module 0 signal 25. EPT0S25 G3 PH6 (8) I/O TTL EPI module 0 signal 26. EPI0S26 EPI0S27 H3 PH7 (8) I/O TTL EPI module 0 signal 27. C6 PD5 (10) I/O TTL EPI module 0 signal 28. EPT0S28 А3 PD6 (10) I/O TTL EPI module 0 signal 29. EPT0S29

I/O

I/O

Table 10-2. Signals for External Peripheral Interface (108BGA) (continued)

PD7 (10)

PG7 (9)

A2

C10

10.3 Functional Description

EPIOS30

EPIOS31

The EPI controller provides a glueless, programmable interface to a variety of common external peripherals such as SDRAM, Host Bus x8 and x16 devices, RAM, NOR Flash memory, CPLDs and FPGAs. In addition, the EPI controller provides custom GPIO that can use a FIFO with speed control by using either the internal write FIFO (WFIFO) or the non-blocking read FIFO (NBRFIFO). The WFIFO can hold 4 words of data that are written to the external interface at the rate controlled by the **EPI Main Baud Rate (EPIBAUD)** register. The NBRFIFO can hold 8 words of data and samples at the rate controlled by the **EPIBAUD** register. The EPI controller provides predictable operation and thus has an advantage over regular GPIO which has more variable timing due to on-chip bus arbitration and delays across bus bridges. Blocking reads stall the CPU until the transaction completes. Non-blocking reads are performed in the background and allow the processor to continue operation. In addition, write data can also be stored in the WFIFO to allow multiple writes with no stalls.

TTL

TTL

EPI module 0 signal 30.

EPI module 0 signal 31.

Main read and write operations can be performed in subsets of the range 0x6000.0000 to 0xDFFF.FFFF. A read from an address mapped location uses the offset and size to control the address and size of the external operation. When performing a multi-value load, the read is done as a burst (when available) to maximize performance. A write to an address mapped location uses the offset and size to control the address and size of the external operation. When performing a multi-value store, the write is done as a burst (when available) to maximize performance.

NAND Flash memory (x8) can be read natively. Automatic programming support is not provided; programming must be done by the user following the manufacturer's protocol. Automatic page ECC is also not supported, but can be performed in software.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

10.3.1 Non-Blocking Reads

The EPI Controller supports a special kind of read called a non-blocking read, also referred to as a posted read. Where a normal read stalls the processor or µDMA until the data is returned, a non-blocking read is performed in the background.

A non-blocking read is configured by writing the start address into a **EPIRADDRn** register, the size per transaction into a **EPIRSIZEn** register, and then the count of operations into a **EPIRPSTDn** register. After each read is completed, the result is written into the NBRFIFO and the **EPIRADDRn** register is incremented by the size (1, 2, or 4).

If the NBRFIFO is filled, then the reads pause until space is made available. The NBRFIFO can be configured to interrupt the processor or trigger the μ DMA based on fullness using the **EPIFIFOLVL** register. By using the trigger/interrupt method, the μ DMA (or processor) can keep space available in the NBRFIFO and allow the reads to continue unimpeded.

When performing non-blocking reads, the SDRAM controller issues two additional read transactions after the burst request is terminated. The data for these additional transfers is discarded. This situation is transparent to the user other than the additional EPI bus activity and can safely be ignored.

Two non-blocking read register sets are available to allow sequencing and ping-pong use. When one completes, the other then activates. So, for example, if 20 words are to be read from 0x100 and 10 words from 0x200, the **EPIRPSTD0** register can be set up with the read from 0x100 (with a count of 20), and the **EPIRPSTD1** register can be set up with the read from 0x200 (with a count of 10). When **EPIRPSTD0** finishes (count goes to 0), the **EPIRPSTD1** register then starts its operation. The NBRFIFO has then passed 30 values. When used with the μ DMA, it may transfer 30 values (simple sequence), or the primary/alternate model may be used to handle the first 20 in one way and the second 10 in another. It is also possible to reload the **EPIRPSTD0** register when it is finished (and the **EPIRPSTD1** register is active); thereby, keeping the interface constantly busy.

To cancel a non-blocking read, the **EPIRPSTDn** register is cleared. Care must be taken, however if the register set was active to drain away any values read into the NBRFIFO and ensure that any read in progress is allowed to complete.

To ensure that the cancel is complete, the following algorithm is used (using the **EPIRPSTD0** register for example):

```
EPIRPSTD0 = 0;
while ((EPISTAT & 0x11) == 0x10)
; // we are active and busy
// if here, then other one is active or interface no longer busy
cnt = (EPIRADDR0 - original_address) / EPIRSIZE0; // count of values read
cnt -= values_read_so_far;
// cnt is now number left in FIFO
while (cnt--)
value = EPIREADFIFO; // drain
```

The above algorithm can be optimized in code; however, the important point is to wait for the cancel to complete because the external interface could have been in the process of reading a value when the cancel came in, and it must be allowed to complete.

10.3.2 DMA Operation

The μ DMA can be used to achieve maximum transfer rates on the EPI through the NBRFIFO and the WFIFO. The μ DMA has one channel for write and one for read. The write channel copies values to the WFIFO when the WFIFO is at the level specified by the **EPI FIFO Level Selects (EPIFIFOLVL)** register. The non-blocking read channel copies values from the NBRFIFO when the NBRFIFO is at the level specified by the **EPIFIFOLVL** register. For non-blocking reads, the start address, the size per transaction, and the count of elements must be programmed in the μ DMA. Note that both non-blocking read register sets can be used, and they fill the NBRFIFO such that one runs to completion, then the next one starts (they do not interleave). Using the NBRFIFO provides the best possible transfer rate.

For blocking reads, the μ DMA software channel (or another unused channel) is used for memory-to-memory transfers (or memory to peripheral, where some other peripheral is used). In this situation, the μ DMA stalls until the read is complete and is not able to service another channel until the read is done. As a result, the arbitration size should normally be programmed to one access at a time. The μ DMA controller can also transfer from and to the NBRFIFO and the WFIFO using the μ DMA software channel in memory mode, however, the μ DMA is stalled once the NBRFIFO is empty or the WFIFO is full. Note that when the μ DMA controller is stalled, the core continues operation. See "Micro Direct Memory Access (μ DMA)" on page 363 for more information on configuring the μ DMA.

The size of the FIFOs must be taken into consideration when configuring the μ DMA to transfer data to and from the EPI. The arbitration size should be 4 or less when writing to EPI address space and 8 or less when reading from EPI address space.

10.4 Initialization and Configuration

To enable and initialize the EPI controller, the following steps are necessary:

- 1. Enable the EPI module using the RCGC1 register. See page 274.
- **2.** Enable the clock to the appropriate GPIO module via the **RCGC2** register. See page 283. To find out which GPIO port to enable, refer to Table 10-1 on page 479 or Table 10-2 on page 480.
- 3. Set the GPIO AFSEL bits for the appropriate pins. See page 445. To determine which GPIOs to configure, see Table 23-4 on page 1157.
- **4.** Configure the GPIO current level and/or slew rate as specified for the mode selected. See page 447 and page 455.
- **5.** Configure the PMCn fields in the **GPIOPCTL** register to assign the EPI signals to the appropriate pins. See page 463 and Table 23-5 on page 1164.
- 6. Select the mode for the EPI block to SDRAM, HB8, HB16, or general parallel use, using the MODE field in the EPI Configuration (EPICFG) register. Set the mode-specific details (if needed) using the appropriate mode configuration EPI xxx Configuration (EPIxxxCFG) and EPI xxx Configuration 2 (EPIxxxCFG2) registers. Set the EPI Main Baud Rate (EPIBAUD) register if the baud rate must be slower than the system clock rate.
- 7. Configure the address mapping using the **EPI Address Map (EPIADDRMAP)** register. The selected start address and range is dependent on the type of external device and maximum address (as appropriate). For example, for a 512-megabit SDRAM, program the ERADR field to 0x1 for address 0x6000.0000 or 0x2 for address 0x8000.0000; and program the ERSZ field to 0x3 for 256 MB. If using General-Purpose mode and no address at all, program the EPADR field

- to 0x1 for address 0xA000.0000 or 0x2 for address 0xC000.0000; and program the \mathtt{EPSZ} field to 0x0 for 256 bytes.
- **8.** To read or write directly, use the mapped address area (configured with the **EPIADDRMAP** register). Up to 4 or 5 writes can be performed at once without blocking. Each read is blocked until the value is retrieved.
- **9.** To perform a non-blocking read, see "Non-Blocking Reads" on page 482.

The following sub-sections describe the initialization and configuration for each of the modes of operation. Care must be taken to initialize everything properly to ensure correct operation. Control of the GPIO states is also important, as changes may cause the external device to interpret pin states as actions or commands (see "Register Descriptions" on page 434). Normally, a pull-up or pull-down is needed on the board to at least control the chip-select or chip-enable as the Stellaris GPIOs come out of reset in tri-state.

10.4.1 SDRAM Mode

When activating the SDRAM mode, it is important to consider a few points:

- 1. Generally, it takes over 100 µs from when the mode is activated to when the first operation is allowed. The SDRAM controller begins the SDRAM initialization sequence as soon as the mode is selected and enabled via the EPICFG register. It is important that the GPIOs are properly configured before the SDRAM mode is enabled, as the EPI controller is relying on the GPIO block's ability to drive the pins immediately. As part of the initialization sequence, the LOAD MODE REGISTER command is automatically sent to the SDRAM with a value of 0x27, which sets a CAS latency of 2 and a full page burst length.
- 2. The INITSEQ bit in the EPI Status (EPISTAT) register can be checked to determine when the initialization sequence is complete.
- 3. When using a frequency range and/or refresh value other than the default value, it is important to configure the FREQ and RFSH fields in the EPI SDRAM Configuration (EPISDRAMCFG) register shortly after activating the mode. After the 100-µs startup time, the EPI block must be configured properly to keep the SDRAM contents stable.
- **4.** The SLEEP bit in the **EPISDRAMCFG** register may be configured to put the SDRAM into a low-power self-refreshing state. It is important to note that the SDRAM mode must not be disabled once enabled, or else the SDRAM is no longer clocked and the contents are lost.

The SIZE field of the **EPISDRAMCFG** register must be configured correctly based on the amount of SDRAM in the system.

The FREQ field must be configured according to the value that represents the range being used. Based on the range selected, the number of external clocks used between certain operations (for example, PRECHARGE or ACTIVATE) is determined. If a higher frequency is given than is used, then the only downside is that the peripheral is slower (uses more cycles for these delays). If a lower frequency is given, incorrect operation occurs.

See "External Peripheral Interface (EPI)" on page 1220 for timing details for the SDRAM mode.

10.4.1.1 External Signal Connections

Table 10-3 on page 485 defines how EPI module signals should be connected to SDRAMs. The table applies when using a x16 SDRAM up to 512 megabits. Note that the EPI signals must use

8-mA drive when interfacing to SDRAM, see page 449. Any unused EPI controller signals can be used as GPIOs or another alternate function.

Table 10-3. EPI SDRAM Signal Connections

EPI Signal	SDRAM	Signal ^a		
EPI0S0	A0	D0		
EPI0S1	A1	D1		
EPI0S2	A2	D2		
EPI0S3	A3	D3		
EPI0S4	A4	D4		
EPI0S5	A5	D5		
EPI0S6	A6	D6		
EPI0S7	A7	D7		
EPI0S8	A8	D8		
EPI0S9	A9	D9		
EPI0S10	A10	D10		
EPI0S11	A11	D11		
EPI0S12	A12 ^b	D12		
EPI0S13	BA0	D13		
EPI0S14	BA1	D14		
EPI0S15	D.	15		
EPI0S16	DQ	ML		
EPI0S17	DQ	MH		
EPI0S18	CA	Sn		
EPI0S19	RASn			
EPI0S20-EPI0S27	not u	used		
EPI0S28	W	WEn		
EPI0S29	CSn			
EPI0S30	Cł	(E		
EPI0S31	CI	_K		

a. If 2 signals are listed, connect the EPI signal to both pins.

10.4.1.2 Refresh Configuration

The refresh count is based on the external clock speed and the number of rows per bank as well as the refresh period. The RFSH field represents how many external clock cycles remain before an AUTO-REFRESH is required. The normal formula is:

$$RFSH = (t_{Refresh \ us} \ / \ number_rows) \ / \ ext_clock_period$$

A refresh period is normally 64 ms, or 64000 μ s. The number of rows is normally 4096 or 8192. The ext_clock_period is a value expressed in μ sec and is derived by dividing 1000 by the clock speed expressed in MHz. So, 50 MHz is 1000/50=20 ns, or 0.02 μ s. A typical SDRAM is 4096 rows per bank if the system clock is running at 50 MHz with an **EPIBAUD** register value of 0:

RFSH =
$$(64000/4096)$$
 / 0.02 = 15.625 µs / 0.02 µs = 781.25

b. Only for 256/512 megabit SDRAMs

The default value in the RFSH field is 750 decimal or 0x2EE to allow for a margin of safety and providing 15 µs per refresh. It is important to note that this number should always be smaller or equal to what is required by the above equation. For example, if running the external clock at 25 MHz (40 ns per clock period), 390 is the highest number that may be used. Note that the external clock may be 25 MHz when the system clock is 25 MHz or when the system clock is 50 MHz and configuring the COUNTO field in the **EPIBAUD** register to 1 (divide by 2).

If a number larger than allowed is used, the SDRAM is not refreshed often enough, and data is lost.

10.4.1.3 Bus Interface Speed

The EPI Controller SDRAM interface can operate up to 50 MHz. The COUNTO field in the **EPIBAUD** register configures the speed of the EPI clock. For system clock (SysClk) speeds up to 50 MHz, the COUNTO field can be 0x0000, and the SDRAM interface can run at the same speed as SysClk. However, if SysClk is running at higher speeds, the bus interface can run only as fast as half speed, and the COUNTO field must be configured to at least 0x0001.

10.4.1.4 Non-Blocking Read Cycle

Figure 10-2 on page 486 shows a non-blocking read cycle of n halfwords; n can be any number greater than or equal to 1. The cycle begins with the Activate command and the row address on the $\mathtt{EPIOS[15:0]}$ signals. With the programmed CAS latency of 2, the Read command with the column address on the $\mathtt{EPIOS[15:0]}$ signals follows after 2 clock cycles. Following one more NOP cycle, data is read in on the $\mathtt{EPIOS[15:0]}$ signals on every rising clock edge. The Burst Terminate command is issued during the cycle when the next-to-last halfword is read in. The DQMH and DQML signals are deasserted after the last halfword of data is received; the CSn signal deasserts on the following clock cycle, signaling the end of the read cycle. At least one clock period of inactivity separates any two SDRAM cycles.




Figure 10-2. SDRAM Non-Blocking Read Cycle

10.4.1.5 Normal Read Cycle

Figure 10-3 on page 487 shows a normal read cycle of n halfwords; n can be 1 or 2. The cycle begins with the Activate command and the row address on the $\mathtt{EPIOS[15:0]}$ signals. With the programmed CAS latency of 2, the Read command with the column address on the $\mathtt{EPIOS[15:0]}$ signals follows after 2 clock cycles. Following one more NOP cycle, data is read in on the $\mathtt{EPIOS[15:0]}$ signals on every rising clock edge. The DQMH, DQML, and CSn signals are deasserted after the last

halfword of data is received, signaling the end of the cycle. At least one clock period of inactivity separates any two SDRAM cycles.




Figure 10-3. SDRAM Normal Read Cycle

10.4.1.6 Write Cycle

Figure 10-4 on page 488 shows a write cycle of n halfwords; n can be any number greater than or equal to 1. The cycle begins with the Activate command and the row address on the EPIOS[15:0] signals. With the programmed CAS latency of 2, the Write command with the column address on the EPIOS[15:0] signals follows after 2 clock cycles. When writing to SDRAMs, the Write command is presented with the first halfword of data. Because the address lines and the data lines are multiplexed, the column address is modified to be (programmed address -1). During the Write command, the DQMH and DQML signals are high, so no data is written to the SDRAM. On the next clock, the DQMH and DQML signals are asserted, and the data associated with the programmed address is written. The Burst Terminate command occurs during the clock cycle following the write of the last halfword of data. The WEn, DQMH, DQML, and CSn signals are deasserted after the last halfword of data is received, signaling the end of the access. At least one clock period of inactivity separates any two SDRAM cycles.




Figure 10-4. SDRAM Write Cycle

10.4.2 Host Bus Mode

Host Bus supports the traditional 8-bit and 16-bit interfaces popularized by the 8051devices and SRAM devices. This interface is asynchronous and uses strobe pins to control activity.

10.4.2.1 Control Pins

The main three strobes are ALE (Address latch enable), WRn (write), and RDn (sometimes called OEn, used for read). Note that the timings are designed for older logic and so are hold-time vs. setup-time specific. To ensure proper operation on this bus, the EPI block uses two system clocks per transition to allow significant skewing of control vs. data signals. So, for example, ALE rises one EPI clock before ADDR/DATA is asserted. Likewise, ALE falls (latch point) one EPI clock before DATA changes or tri-states. The same approach is used for the WRn and RDn/OEn strobes. The polarity of the read and write strobes can be active High or active Low by clearing or setting the RDHIGH and WRHIGH bits in the EPI Host-Bus n Configuration 2 (EPIHBnCFG2) register.

The ALE can be changed to an active-low chip select signal, CSn, through the **EPIHBnCFG2** register. The ALE is best used for Host-Bus muxed mode in which EPI address and data pins are shared. All Host-Bus accesses have an address phase followed by a data phase. The ALE indicates to an external latch to capture the address then hold it until the data phase. CSn is best used for Host-Bus unmuxed mode in which EPI address and data pins are separate. The CSn indicates when the address and data phases of a read or write access is occurring. Both the ALE and the CSn modes can be enhanced to access two external devices using settings in the **EPIHBnCFG2** register. Wait states can be added to the data phase of the access using the WRWS and RDWS bits in the **EPIHBnCFG2** register.

For FIFO mode, the ALE is not used, and two input holds are optionally supported to gate input and output to what the XFIFO can handle.

Host-Bus 8 and Host-Bus 16 modes are very configurable. The user has the ability to connect 1 or 2 external devices to the EPI signals as well as control whether byte select signals are provided in HB16 mode. These capabilities depend on the configuration of the MODE field in the EPIHBnCFG register, the CSCFG field in the EPIHBnCFG2 register, and the BSEL bit in the EPIHB16CFG register.

If one of the Dual-Chip-Select modes is selected (CSCFG=0x2 or 0x3 in the **EPIHBnCFG2** register), both chip selects can share the peripheral or the memory space, or one chip select can use the peripheral space and the other can use the memory space. In the **EPIADDRMAP** register, if the EPADR field is not 0x0 and the ERADR field is 0x0, then the address specified by EPADR is used for both chip selects, with CS0n being asserted when the MSB of the address range is 0 and CS1n being asserted when the MSB of the address range is 1. If the ERADR field is not 0x0 and the EPADR field is 0x0, then the address specified by ERADR is used for both chip selects, with the MSB performing the same delineation. If both the EPADR and the ERADR are not 0x0, then CS0n is asserted for the address range defined by EPADR and CS1n is asserted for the address range defined by ERADR. If the CSBAUD bit in the **EPIHBnCFG2** register is set, the 2 chip selects can use different clock frequencies. If the CSBAUD bit is clear, both chip selects use the clock frequency, wait states, and strobe polarity defined for CS0n.

When BSEL=1 in the **EPIHB16CFG** register, byte select signals are provided, so byte-sized data can be read and written at any address, however these signals reduce the available address width by 2 pins. The byte select signals are active Low. BSEL0n corresponds to the LSB of the halfword, and BSEL1n corresponds to the MSB of the halfword.

When BSEL=0, byte reads and writes at odd addresses only act on the even byte, and byte writes at even addresses write invalid values into the odd byte. As a result, accesses should be made as half-words (16-bits) or words (32-bits). In C/C++, programmers should use only short int and long int for accesses. Also, because data accesses in HB16 mode with no byte selects are on 2-byte boundaries, the available address space is doubled. For example, 28 bits of address accesses 512 MB in this mode. Table 10-4 on page 489 shows the capabilities of the HB8 and HB16 modes as well as the available address bits with the possible combinations of these bits.

Although the EPI0S31 signal can be configured for the EPI clock signal in Host-Bus mode, it is not required and should be configured as a GPIO to reduce EMI in the system.

Table 10-4. Capabilities of Host Bus 8 and Host Bus 16 Modes

Host Bus Type	MODE	CSCFG	Max # of External Devices	BSEL	Byte Access	Available Address
HB8	0x0	0x0, 0x1	1	N/A	Always	28 bits
HB8	0x0	0x2	2	N/A	Always	27 bits
HB8	0x0	0x3	2	N/A	Always	26 bits
HB8	0x1	0x0, 0x1	1	N/A	Always	20 bits
HB8	0x1	0x2	2	N/A	Always	19 bits
HB8	0x1	0x3	2	N/A	Always	18 bits
HB8	0x3	0x1	1	N/A	Always	none
HB8	0x3	0x3	2	N/A	Always	none
HB16	0x0	0x0, 0x1	1	0	No	28 bits ^a
HB16	0x0	0x0, 0x1	1	1	Yes	26 bits
HB16	0x0	0x2	2	0	No	27 bits ^a
HB16	0x0	0x2	2	1	Yes	25 bits
HB16	0x0	0x3	2	0	No	26 bits ^a
HB16	0x0	0x3	2	1	Yes	24 bits
HB16	0x1	0x0, 0x1	1	0	No	12 bits ^a
HB16	0x1	0x0, 0x1	1	1	Yes	10 bits
HB16	0x1	0x2	2	0	No	11 bits ^a

Table 10-4. Capabilities of Host Bus 8 and Host Bus 16 Modes (continued)

Host Bus Type	MODE	CSCFG	Max # of External Devices	BSEL	Byte Access	Available Address
HB16	0x1	0x2	2	1	Yes	9 bits
HB16	0x1	0x3	2	0	No	10 bits ^a
HB16	0x1	0x3	2	1	Yes	8 bits
HB16	0x3	0x1	1	0	No	none
HB16	0x3	0x1	1	1	Yes	none
HB16	0x3	0x3	2	0	No	none
HB16	0x3	0x3	2	1	Yes	none

a. If byte selects are not used, data accesses are on 2-byte boundaries. As a result, the available address space is doubled.

Table 10-5 on page 490 shows how the EPI[31:0] signals function while in Host-Bus 8 mode. Notice that the signal configuration changes based on the address/data mode selected by the MODE field in the **EPIHB8CFG2** register and on the chip select configuration selected by the CSCFG field in the same register. Any unused EPI controller signals can be used as GPIOs or another alternate function.

Table 10-5. EPI Host-Bus 8 Signal Connections

EPI Signal	CSCFG	HB8 Signal (MODE = ADMUX)	HB8 Signal (MODE =ADNOMUX (Cont. Read))	HB8 Signal (MODE =XFIFO)
EPI0S0	X ^a	AD0	D0	D0
EPI0S1	Х	AD1	D1	D1
EPI0S2	Х	AD2	D2	D2
EPI0S3	Х	AD3	D3	D3
EPI0S4	Х	AD4	D4	D4
EPI0S5	Х	AD5	D5	D5
EPI0S6	Х	AD6	D6	D6
EPI0S7	Х	AD7	D7	D7
EPI0S8	Х	A8	A0	-
EPI0S9	Х	A9	A1	-
EPI0S10	Х	A10	A2	-
EPI0S11	Х	A11	A3	-
EPI0S12	Х	A12	A4	-
EPI0S13	Х	A13	A5	-
EPI0S14	Х	A14	A6	-
EPI0S15	Х	A15	A7	-
EPI0S16	Х	A16	A8	-
EPI0S17	Х	A17	A9	-
EPI0S18	Х	A18	A10	-
EPI0S19	X	A19	A11	-
EPI0S20	X	A20	A12	-
EPI0S21	Х	A21	A13	-
EPI0S22	Х	A22	A14	

Table 10-5. EPI Host-Bus 8 Signal Connections (continued)

EPI Signal	CSCFG	HB8 Signal (MODE = ADMUX)	HB8 Signal (MODE =ADNOMUX (Cont. Read))	HB8 Signal (MODE =XFIFO)
EPI0S23	Х	A23	A15	-
EPI0S24	Х	A24	A16	-
	0x0			
EPI0S25	0x1	A25 ^b	A17	-
EF10325	0x2	A25	AI7	CS1n
	0x3			-
	0x0			
EPI0S26	0x1	A26	A18	FEMPTY
EP10520	0x2			
	0x3	CS0n	CS0n	
	0x0	A27	A19	- FFULL
EPI0S27	0x1			
EF10321	0x2	CS1n	CS1n	
	0x3	CSIII		
EPI0S28	Х	RDn/OEn	RDn/OEn	RDn
EPI0S29	Х	WRn	WRn	WRn
	0x0	ALE	ALE	-
EPI0S30	0x1	CSn	CSn	CSn
	0x2	CS0n	CS0n	CS0n
	0x3	ALE	ALE	-
EPI0S31	Х	Clock ^c	Clock ^c	Clock ^c

a. "X" indicates the state of this field is a don't care.

Table 10-6 on page 491 shows how the EPI[31:0] signals function while in Host-Bus 16 mode. Notice that the signal configuration changes based on the address/data mode selected by the MODE field in the **EPIHB16CFG2** register, on the chip select configuration selected by the CSCFG field in the same register, and on whether byte selects are used as configured by the BSEL bit in the **EPIHB16CFG** register. Any unused EPI controller signals can be used as GPIOs or another alternate function.

Table 10-6. EPI Host-Bus 16 Signal Connections

EPI Signal	CSCFG	BSEL	HB16 Signal (MODE =ADMUX)	HB16 Signal (MODE =ADNOMUX (Cont. Read))	HB16 Signal (MODE =XFIFO)
EPI0S0	X ^a	Х	AD0 ^b	D0	D0
EPI0S1	Х	Х	AD1	D1	D1
EPI0S2	Х	Х	AD2	D2	D2
EPI0S3	X	Х	AD3	D3	D3
EPI0S4	X	Х	AD4	D4	D4
EPI0S5	X	Х	AD5	D5	D5

b. When an entry straddles several row, the signal configuration is the same for all rows.

c. The clock signal is not required for this mode and has unspecified timing relationships to other signals.

Table 10-6. EPI Host-Bus 16 Signal Connections (continued)

EPI Signal	CSCFG	BSEL	HB16 Signal (MODE =ADMUX)	HB16 Signal (MODE =ADNOMUX (Cont. Read))	HB16 Signal (MODE =XFIFO)
EPI0S6	X	Х	AD6	D6	D6
EPI0S7	X	Х	AD7	D7	D7
EPI0S8	X	Х	AD8	D8	D8
EPI0S9	X	Х	AD9	D9	D9
EPI0S10	X	Х	AD10	D10	D10
EPI0S11	X	Х	AD11	D11	D11
EPI0S12	X	Х	AD12	D12	D12
EPI0S13	X	Х	AD13	D13	D13
EPI0S14	X	Х	AD14	D14	D14
EPI0S15	X	Х	AD15	D15	D15
EPI0S16	X	Х	A16	A0 ^b	-
EPI0S17	Х	Х	A17	A1	-
EPI0S18	Х	Х	A18	A2	-
EPI0S19	Х	Х	A19	A3	-
EPI0S20	Х	Х	A20	A4	-
EPI0S21	Х	Х	A21	A5	-
EPI0S22	Х	Х	A22	A6	-
FDIOOO	\cdot 6	0	400	A	
EPI0S23	Xc	1	A23	A7	_
	0x0	0	A24		
		1			-
	2.4	0			
FD10004	0x1	1		A8	
EPI0S24	0x2	0			
		1			
		0	-		
	0x3	1	BSEL0n	BSEL0n	-
	0x0	.,	405	4.0	
	0x1	X	A25	A9	-
ED/2005		0	A25	A9	001
EPI0S25	0x2	1	BSEL0n	BSEL0n	- CS1n
	0.0	0	A25	A9	
	0x3	1	BSEL1n	BSEL1n	
	0.0	0	A26	A10	
	0x0	1	BSEL0n	BSEL0n	1
		0	A26	A10	†
EPI0S26	0x1	1	BSEL0n	BSEL0n	FEMPTY
	2.5	0	A26	A10	
	0x2	1	BSEL1n	BSEL1n	
	0x3	Х	CS0n	CS0n	1

Table 10-6. EPI Host-Bus 16 Signal Connections (continued)

EPI Signal	CSCFG	BSEL	HB16 Signal (MODE =ADMUX)	HB16 Signal (MODE =ADNOMUX (Cont. Read))	HB16 Signal (MODE =XFIFO)
	0x0	0	A27	A11	
	0.00	1	BSEL1n	BSEL1n	
EPI0S27	0x1	0	A27	A11	FFULL
LF10321	UXI	1	BSEL1n	BSEL1n	FFULL
	0x2	Х	CS1n	CS1n	
	0x3	Х	CSIII	CSIII	
EPI0S28	Х	Х	RDn/OEn	RDn/OEn	RDn
EPI0S29	Х	Х	WRn	WRn	WRn
	0x0	Х	ALE	ALE	-
EPI0S30	0x1	Х	CSn	CSn	CSn
EP10530	0x2	Х	CS0n	CS0n	CS0n
	0x3	Х	ALE	ALE	-
EPI0S31	Х	Х	Clock ^d	Clock ^d	Clock ^d

a. "X" indicates the state of this field is a don't care.

Figure 10-5 on page 494 shows how to connect the EPI signals to a 16-bit SRAM and a 16-bit Flash memory with muxed address and memory using byte selects and dual chip selects with ALE. This schematic is just an example of how to connect the signals; timing and loading have not been analyzed. In addition, not all bypass capacitors are shown.

b. In this mode, half-word accesses are used. A0 is the LSB of the address and is equivalent to the internal Cortex-M3 A1 address. This pin should be connected to A0 of 16-bit memories.

c. When an entry straddles several row, the signal configuration is the same for all rows.

d. The clock signal is not required for this mode and has unspecified timing relationships to other signals.




Figure 10-5. Example Schematic for Muxed Host-Bus 16 Mode

10.4.2.2 Speed of Transactions

The COUNTO field in the **EPIBAUD** register must be configured to set the main transaction rate based on what the slave device can support (including wiring considerations). The main control transitions are normally ½ the baud rate (COUNTO = 1) because the EPI block forces data vs. control to change on alternating clocks. When using dual chip-selects, each chip select can access the bus using differing baud rates by setting the CSBAUD bit in the **EPIHBnCFG2** register. In this case, the COUNTO field controls the CSOn transactions, and the COUNTO field controls the CSOn transactions.

Additionally, the Host-Bus mode provides read and write wait states for the data portion to support different classes of device. These wait states stretch the data period (hold the rising edge of data

strobe) and may be used in all four sub-modes. The wait states are set using the WRWS and RDWS bits in the **EPI Host-Bus n Configuration (EPIHBnCFG)** register.

10.4.2.3 Sub-Modes of Host Bus 8/16

The EPI controller supports four variants of the Host-Bus model using 8 or 16 bits of data in all four cases. The four sub-modes are selected using the MODE bits in the **EPIHBnCFG** register, and are:

- 1. Address and data are muxed. This scheme is used by many 8051 devices, some Microchip PIC parts, and some ATmega parts. When used for standard SRAMs, a latch must be used between the microcontroller and the SRAM. This sub-mode is provided for compatibility with existing devices that support data transfers without a latch (for example, LCD controllers or CPLDs). In general, the de-muxed sub-mode should normally be used. The ALE configuration should be used in this mode, as all Host-Bus accesses have an address phase followed by a data phase. The ALE indicates to an external latch to capture the address then hold until the data phase. The ALE configuration is controlled by configuring the CSCFG field to be 0x0 in the EPIHBnCFG2 register. The ALE can be enhanced to access two external devices with the addition of two separate CSn signals. By configuring the CSCFG field in the to be 0x3 in the EPIHBnCFG2 register, EPI0S30 functions as ALE, EPI0S27 functions as CS1n, and EPI0S26 functions as CS0n. The CSn is best used for Host-Bus unmuxed mode which EPI address and data pins are separate. The CSn indicates when the address and data phases of a read or write access are occurring.
- 2. Address and data are separate with 8 or 16 bits of data and up to 20 bits of address (1 MB). This scheme is used by more modern 8051 devices, as well as some PIC and ATmega parts. This mode is generally used with real SRAMs, many EEPROMs, and many NOR Flash memory devices. Note that there is no hardware command write support for Flash memory devices; this mode should only be used for Flash memory devices programmed at manufacturing time. If a Flash memory device must be written and does not support a direct programming model, the command mechanism must be performed in software. The CSn configuration should be used in this mode. The CSn signal indicates when the address and data phases of a read or write access is occurring. The CSn configuration is controlled by configuring the CSCFG field to be 0x1 in the EPIHBnCFG2 register.
- 3. Continuous read mode where address and data are separate. This sub-mode is used for real SRAMs which can be read more quickly by only changing the address (and not using RDn/OEn strobing). In this sub-mode, reads are performed by keeping the read mode selected (output enable is asserted) and then changing the address pins. The data pins are changed by the SRAM after the address pins change. For example, to read data from address 0x100 and then 0x101, the EPI controller asserts the output-enable signal and then configures the address pins to 0x100; the EPI controller then captures what is on the data pins and increments A0 to 1 (so the address is now 0x101); the EPI controller then captures what is on the data pins. Note that this mode consumes higher power because the SRAM must continuously drive the data pins. This mode is not practical in HB16 mode for normal SRAMs because there are generally not enough address bits available.
- **4.** FIFO mode uses 8 or 16 bits of data, removes ALE and address pins and optionally adds external XFIFO FULL/EMPTY flag inputs. This scheme is used by many devices, such as radios, communication devices (including USB2 devices), and some FPGA configurations (FIFO through block RAM). This sub-mode provides the data side of the normal Host-Bus interface, but is paced by the FIFO control signals. It is important to consider that the XFIFO FULL/EMPTY control signals may stall the interface and could have an impact on blocking read latency from the processor or μDMA.

The WORD bit in the **EPIHBnCFG2** register can be set to use memory more efficiently. By default, the EPI controller uses data bits [7:0] for Host-Bus 8 accesses or bits [15:0] for Host-Bus 16 accesses. When the WORD bit is set, the EPI controller can automatically route bytes of data onto the correct byte lanes such that data can be stored in bits [31:8] (HB8) or [31:16] (HB16). In addition, for the three modes above (1, 2, 4) that the Host-Bus 16 mode supports, byte select signals can be optionally implemented by setting the BSEL bit in the **EPIHB16CFG** register.

See "External Peripheral Interface (EPI)" on page 1220 for timing details for the Host-Bus mode.

10.4.2.4 Bus Operation

Bus operation is the same in Host-Bus 8 and Host-Bus 16 modes and is asynchronous. Timing diagrams show both ALE and CSn operation, but only one signal or the other is used in all modes except for ALE with dual chip selects mode (CSCFG field is 0x3 in the **EPIHBnCFG2** register). Address and data on write cycles are held after the CSn signal is deasserted. The optional HB16 byte select signals have the same timing as the address signals. If wait states are required in the bus access, they can be inserted during the data phase of the access using the WRWS and RDWS bits in the **EPIHBnCFG2** register. Each wait state adds 2 EPI clock cycles to the duration of the WRn or RDn strobe. During idle cycles, the address and muxed address data signals maintain the state of the last cycle.

Figure 10-6 on page 496 shows a basic Host-Bus read cycle. Figure 10-7 on page 497 shows a basic Host-Bus write cycle. Both of these figures show address and data signals in the non-multiplexed mode (MODE field ix 0x1 in the **EPIHBnCFG** register).




Figure 10-6. Host-Bus Read Cycle, MODE = 0x1, WRHIGH = 0, RDHIGH = 0

^a BSEL0n and BSEL1n are available in Host-Bus 16 mode only.





Figure 10-7. Host-Bus Write Cycle, MODE = 0x1, WRHIGH = 0, RDHIGH = 0

Figure 10-8 on page 497 shows a write cycle with the address and data signals multiplexed (MODE field is 0x0 in the **EPIHBnCFG** register). A read cycle would look similar, with the RDn strobe being asserted along with CSn and data being latched on the rising edge of RDn.

Figure 10-8. Host-Bus Write Cycle with Multiplexed Address and Data, MODE = 0x0, WRHIGH = 0, RDHIGH = 0



^a BSEL0n and BSEL1n are available in Host-Bus 16 mode only.

When using ALE with dual CSn configuration (CSCFG field in the **EPIHBnCFG2** register is 0x3), the appropriate CSn signal is asserted at the same time as ALE as shown in Figure 10-9 on page 498.

^a BSEL0n and BSEL1n are available in Host-Bus 16 mode only.





Figure 10-9. Host-Bus Write Cycle with Multiplexed Address and Data and ALE with Dual CSn


Figure 10-10 on page 498 shows continuous read mode accesses. In this mode, reads are performed by keeping the read mode selected (output enable is asserted) and then changing the address pins. The data pins are changed by the SRAM after the address pins change.

Figure 10-10. Continuous Read Mode Accesses



FIFO mode accesses are the same as normal read and write accesses, except that the ALE signal and address pins are not present. Two input signals can be used to indicate when the XFIFO is full or empty to gate transactions and avoid overruns and underruns. The FFULL and FEMPTY signals are synchronized and must be recognized as asserted by the microcontroller for 2 system clocks before they affect transaction status. The MAXWAIT field in the **EPIHBnCFG** register defines the maximum number of EPI clocks to wait while the FEMPTY or FFULL signal is holding off a transaction. Figure 10-11 on page 499 shows how the FEMPTY signal should respond to a write and read from the XFIFO. Figure 10-12 on page 499 shows how the FEMPTY and FFULL signals should respond to 2 writes and 1 read from an external FIFO that contains two entries.

^a BSEL0n and BSEL1n are available in Host-Bus 16 mode only.







Figure 10-12. Two-Entry FIFO



10.4.3 General-Purpose Mode

The **General-Purpose Mode Configuration (EPIGPCFG)** register is used to configure the control, data, and address pins, if used. Any unused EPI controller signals can be used as GPIOs or another alternate function. The general-purpose configuration can be used for custom interfaces with FPGAs, CPLDs, and digital data acquisition and actuator control.

Important: The RD2CYC bit in the **EPIGPCFG** register must be set at all times in General-Purpose mode to ensure proper operation.

General-Purpose mode is designed for three general types of use:

- Extremely high-speed clocked interfaces to FPGAs and CPLDs. Three sizes of data and optional address are supported. Framing and clock-enable functions permit more optimized interfaces.
- General parallel GPIO. From 1 to 32 pins may be written or read, with the speed precisely controlled by the **EPIBAUD** register baud rate (when used with the WFIFO and/or the NBRFIFO) or by the rate of accesses from software or µDMA. Examples of this type of use include:
 - Reading 20 sensors at fixed time periods by configuring 20 pins to be inputs, configuring the COUNTO field in the EPIBAUD register to some divider, and then using non-blocking reads.

- Implementing a very wide ganged PWM/PCM with fixed frequency for driving actuators, LEDs, etc.
- Implementing SDIO 4-bit mode where commands are driven or captured on 6 pins with fixed timing, fed by the μDMA.
- General custom interfaces of any speed.

The configuration allows for choice of an output clock (free-running or gated), a framing signal (with frame size), a ready input (to stretch transactions), a read and write strobe, an address (of varying sizes), and data (of varying sizes). Additionally, provisions are made for separating data and address phases.

The interface has the following optional features:

- Use of the EPI clock output is controlled by the CLKPIN bit in the **EPIGPCFG** register. Unclocked uses include general-purpose I/O and asynchronous interfaces (optionally using RD and WR strobes). Clocked interfaces allow for higher speeds and are much easier to connect to FPGAs and CPLDs (which usually include input clocks).
- EPI clock, if used, may be free running or gated depending on the CLKGATE bit in the **EPIGPCFG** register. A free-running EPI clock requires another method for determining when data is live, such as the frame pin or RD/WR strobes. A gated clock approach uses a setup-time model in which the EPI clock controls when transactions are starting and stopping. The gated clock is held high until a new transaction is started and goes high at the end of the cycle where RD/WR/FRAME and address (and data if write) are emitted.
- Use of the ready input (iRDY) from the external device is controlled by the RDYEN bit in the **EPIGPCFG** register. The iRDY signal uses EPIOS27 and may only be used with a free-running clock. iRDY gates transactions, no matter what state they are in. When iRDY is deasserted, the transaction is held off from completing.
- Use of the frame output (FRAME) is controlled by the FRMPIN bit in the **EPIGPCFG** register. The frame pin may be used whether the clock is output or not, and whether the clock is free running or not. It may also be used along with the iRDY signal. The frame may be a pulse (one clock) or may be 50/50 split across the frame size (controlled by the FRM50 bit in the **EPIGPCFG** register). The frame count (the size of the frame as specified by the FRMCNT field in the **EPIGPCFG** register) may be between 1 and 15 clocks for pulsed and between 2 and 30 clocks for 50/50. The frame pin counts transactions and not clocks; a transaction is any clock where the RD or WR strobe is high (if used). So, if the FRMCNT bit is set, then the frame pin pulses every other transaction; if 2-cycle reads and writes are used, it pulses every other address phase. FRM50 must be used with this in mind as it may hold state for many clocks waiting for the next transaction.
- Use of the RD and WR outputs is controlled by the RW bit in the **EPIGPCFG** register. For interfaces where the direction is known (in advance, related to frame size, or other means), these strobes are not needed. For most other interfaces, RD and WR are used so the external peripheral knows what transaction is taking place, and if any transaction is taking place.
- Separation of address/request and data phases may be used on writes using the WR2CYC bit in the EPIGPCFG register. This configuration allows the external peripheral extra time to act. Address and data phases must be separated on reads, and the RD2CYC bit in the EPIGPCFG register must be set. When configured to use an address as specified by the ASIZE field in the EPIGPCFG register, the address is emitted on the with the RD strobe (first cycle) and data is

expected to be returned on the next cycle (when RD is not asserted). If no address is used, then RD is asserted on the first cycle and data is captured on the second cycle (when RD is not asserted), allowing more setup time for data.

For writes, the output may be in one or two cycles. In the two-cycle case, the address (if any) is emitted on the first cycle with the WR strobe and the data is emitted on the second cycle (with WR not asserted). Although split address and write data phases are not normally needed for logic reasons, it may be useful to make read and write timings match. If 2-cycle reads or writes are used, the RW bit is automatically set.

- Address may be emitted (controlled by the ASIZE field in the **EPIGPCFG** register). The address may be up to 4 bits (16 possible values), up to 12 bits (4096 possible values), or up to 20 bits (1 M possible values). Size of address limits size of data, for example, 4 bits of address support up to 24 bits data. 4-bit address uses EPIOS[27:24]; 12-bit address uses EPIOS[27:16]; 20-bit address uses EPIOS[27:8]. The address signals may be used by the external peripheral as an address, code (command), or for other unrelated uses (such as a chip enable). If the chosen address/data combination does not use all of the EPI signals, the unused pins can be used as GPIOs or for other functions. For example, when using a 4-bit address with an 8-bit data, the pins assigned to EPISO[23:8] can be assigned to other functions.
- Data may be 8 bits, 16 bits, 24 bits, or 32 bits (controlled by the DSIZE field in the **EPIGPCFG** register). 32-bit data cannot be used with address or EPI clock or any other signal. 24-bit data can only be used with 4-bit address or no address. 32-bit data requires that either the WR2CYC bit or the RD2CYC bit in the **EPIGPCFG** register is set.
- Memory can be used more efficiently by using the Word Access Mode. By default, the EPI controller uses data bits [7:0] when the DSIZE field in the EPIGPCFG register is 0x0; data bits [15:0] when the DSIZE field is 0x1; data bits [23:0] when the DSIZE field is 0x2; and data bits [31:0] when the DSIZE field is 0x3. When the WORD bit in the EPIGPCFG2 register is set, the EPI controller automatically routes bytes of data onto the correct byte lanes such that data can be stored in bits [31:8] for DSIZE=0x0 and bits [31:16] for DSIZE=0x1.
- When using the EPI controller as a GPIO interface, writes are FIFOed (up to 4 can be held at any time), and up to 32 pins are changed using the EPIBAUD clock rate specified by COUNTO. As a result, output pin control can be very precisely controlled as a function of time. By contrast, when writing to normal GPIOs, writes can only occur 8-bits at a time and take up to two clock cycles to complete. In addition, the write itself may be further delayed by the bus due to μDMA or draining of a previous write. With both GPIO and the EPI controller, reads may be performed directly, in which case the current pin states are read back. With the EPI controller, the non-blocking interface may also be used to perform reads based on a fixed time rule via the EPIBAUD clock rate.

Table 10-7 on page 501 shows how the EPIOS[31:0] signals function while in General-Purpose mode. Notice that the address connections vary depending on the data-width restrictions of the external peripheral.

Table 10-7. EPI General Purpose Signal Connections

EPI Signal	General-Purpose Signal (D8, A20)	General- Purpose Signal (D16, A12)	General- Purpose Signal (D24, A4)	General- Purpose Signal (D32)
EPI0S0	D0	D0	D0	D0
EPI0S1	D1	D1	D1	D1
EPI0S2	D2	D2	D2	D2

Table 10-7. EPI General Purpose Signal Connections (continued)

EPI Signal	General-Purpose Signal (D8, A20)	General- Purpose Signal (D16, A12)	General- Purpose Signal (D24, A4)	General- Purpose Signal (D32)
EPI0S3	D3	D3	D3	D3
EPI0S4	D4	D4	D4	D4
EPI0S5	D5	D5	D5	D5
EPI0S6	D6	D6	D6	D6
EPI0S7	D7	D7	D7	D7
EPI0S8	A0	D8	D8	D8
EPI0S9	A1	D9	D9	D9
EPI0S10	A2	D10	D10	D10
EPI0S11	A3	D11	D11	D11
EPI0S12	A4	D12	D12	D12
EPI0S13	A5	D13	D13	D13
EPI0S14	A6	D14	D14	D14
EPI0S15	A7	D15	D15	D15
EPI0S16	A8	A0 ^a	D16	D16
EPI0S17	A9	A1	D17	D17
EPI0S18	A10	A2	D18	D18
EPI0S19	A11	A3	D19	D19
EPI0S20	A12	A4	D20	D20
EPI0S21	A13	A5	D21	D21
EPI0S22	A14	A6	D22	D22
EPI0S23	A15	A7	D23	D23
EPI0S24	A16	A8	A0 ^b	D24
EPI0S25	A17	A9	A1	D25
EPI0S26	A18	A10	A2	D26
EPI0S27	A19/iRDY ^c	A11/iRDY ^c	A3/iRDY ^c	D27
EPI0S28	WR	WR	WR	D28
EPI0S29	RD	RD	RD	D29
EPI0S30	Frame	Frame	Frame	D30
EPI0S31	Clock	Clock	Clock	D31

a. In this mode, half-word accesses are used. AO is the LSB of the address and is equivalent to the system A1 address.

10.4.3.1 Bus Operation

A basic access is 1 EPI clock for write cycles and 2 EPI clocks for read cycles. An additional EPI clock can be inserted into a write cycle by setting the WR2CYC bit in the EPIGPCFG register. Note that the RD2CYC bit must always be set in the EPIGPCFG register. If the iRDY signal is deasserted, further transactions are held off until the iRDY signal is asserted again.

b. In this mode, word accesses are used. AO is the LSB of the address and is equivalent to the system A2 address.

c. This signal is iRDY if the ${\tt RDYEN}$ bit in the EPIGPCFG register is set.

Figure 10-13. Single-Cycle Write Access, FRM50=0, FRMCNT=0, WRCYC=0





Figure 10-14. Two-Cycle Read, Write Accesses, FRM50=0, FRMCNT=0, RDCYC=1, WRCYC=1



March 19, 2011 503





Figure 10-15. Read Accesses, FRM50=0, FRMCNT=0, RDCYC=1

FRAME Signal Operation

(EPI0S30)

The operation of the FRAME signal is controlled by the FRMCNT and FRM50 bits. When FRM50 is clear, the FRAME signal is high whenever the WR or RD strobe is high. When FRMCNT is clear, the FRAME signal is simply the logical OR of the WR and RD strobes so the FRAME signal is high during every read or write access, see Figure 10-16 on page 504.




RD (EPI0S29) Frame

If the FRMCNT field is 0x1, then the FRAME signal pulses high during every other read or write access, see Figure 10-17 on page 504.




Figure 10-16. FRAME Signal Operation, FRM50=0 and FRMCNT=0




If the FRMCNT field is 0x2 and FRM50 is clear, then the FRAME signal pulses high during every third access, and so on for every value of FRMCNT, see Figure 10-18 on page 505.

Figure 10-18. FRAME Signal Operation, FRM50=0 and FRMCNT=2




When FRM50 is set, the FRAME signal transitions on the rising edge of either the WR or RD strobes. When FRMCNT=0, the FRAME signal transitions on the rising edge of WR or RD for every access, see Figure 10-19 on page 505.

Figure 10-19. FRAME Signal Operation, FRM50=1 and FRMCNT=0




When FRMCNT=1, the FRAME signal transitions on the rising edge of the WR or RD strobes for every other access, see Figure 10-20 on page 505.

Figure 10-20. FRAME Signal Operation, FRM50=1 and FRMCNT=1



When FRMCNT=2, the FRAME signal transitions the rising edge of the WR or RD strobes for every third access, and so on for every value of FRMCNT, see Figure 10-21 on page 505.

Figure 10-21. FRAME Signal Operation, FRM50=1 and FRMCNT=2



March 19, 2011 505

iRDY Signal Operation

The ready input (iRDY) from the external device is enabled by the RDYEN bit in the **EPIGPCFG** register. iRDY is input on EPIOS27 and may only be used with a free-running clock (CLKGATE is clear). iRDY is sampled on the falling edge of the EPI clock and gates transactions, no matter what state they are in. Figure 10-22 on page 506 shows the iRDY signal being recognized as deasserted on the falling edge of T1. The FRAME, RD, Address, Data signals behave as they would during a normal transaction in T1. T2 is the frozen state, and signals are held in this state until iRDY is recognized as asserted again. At the falling edge of T2, when iRDY is asserted again, the cycle continues and completes in T3.




Figure 10-22. iRDY Signal Operation, FRM50=0, FRMCNT=0, and RD2CYC=1

EPI Clock Operation

If the CLKGATE bit in the **EPIGPCFG** register is clear, the EPI clock always toggles when General-purpose mode is enabled. If CLKGATE is set, the clock is output only when a transaction is occurring, otherwise the clock is held high. If the WR2CYC bit is clear, the EPI clock begins toggling 1 cycle before the WR strobe goes high. If the WR2CYC bit is set, the EPI clock begins toggling when the WR strobe goes high. The clock stops toggling after the first rising edge after the WR strobe is deasserted. The RD strobe operates in the same manner as the WR strobe when the WR2CYC bit is set, as the RD2CYC bit must always be set. See Figure 10-23 on page 506 and Figure 10-24 on page 507.





Figure 10-23. EPI Clock Operation, CLKGATE=1, WR2CYC=0

506 March 19, 2011
Texas Instruments-Advance Information

Figure 10-24. EPI Clock Operation, CLKGATE=1, WR2CYC=1



10.5 Register Map

Table 10-8 on page 507 lists the EPI registers. The offset listed is a hexadecimal increment to the register's address, relative to the base address of 0x400D.0000. Note that the EPI controller clock must be enabled before the registers can be programmed (see page 274). There must be a delay of 3 system clocks after the EPI module clock is enabled before any EPI module registers are accessed.

Note: A back-to-back write followed by a read of the same register reads the value that written by the first write access, not the value from the second write access. (This situation only occurs when the processor core attempts this action, the µDMA does not do this.). To read back what was just written, another instruction must be generated between the write and read. Read-write does not have this issue, so use of read-write for clear of error interrupt cause is not affected.

Table 10-8. External Peripheral Interface (EPI) Register Map

Offset	Name	Type	Reset	Description	See page
0x000	EPICFG	R/W	0x0000.0000	EPI Configuration	509
0x004	EPIBAUD	R/W	0x0000.0000	EPI Main Baud Rate	510
0x010	EPISDRAMCFG	R/W	0x42EE.0000	EPI SDRAM Configuration	512
0x010	EPIHB8CFG	R/W	0x0000.0000	EPI Host-Bus 8 Configuration	514
0x010	EPIHB16CFG	R/W	0x0000.0000	EPI Host-Bus 16 Configuration	518
0x010	EPIGPCFG	R/W	0x0000.0000	EPI General-Purpose Configuration	522
0x014	EPIHB8CFG2	R/W	0x0000.0000	EPI Host-Bus 8 Configuration 2	526
0x014	EPIHB16CFG2	R/W	0x0000.0000	EPI Host-Bus 16 Configuration 2	528
0x014	EPIGPCFG2	R/W	0x0000.0000	EPI General-Purpose Configuration 2	530
0x01C	EPIADDRMAP	R/W	0x0000.0000	EPI Address Map	531
0x020	EPIRSIZE0	R/W	0x0000.0003	EPI Read Size 0	533
0x024	EPIRADDR0	R/W	0x0000.0000	EPI Read Address 0	534
0x028	EPIRPSTD0	R/W	0x0000.0000	EPI Non-Blocking Read Data 0	535
0x030	EPIRSIZE1	R/W	0x0000.0003	EPI Read Size 1	533
0x034	EPIRADDR1	R/W	0x0000.0000	EPI Read Address 1	534

Table 10-8. External Peripheral Interface (EPI) Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x038	EPIRPSTD1	R/W	0x0000.0000	EPI Non-Blocking Read Data 1	535
0x060	EPISTAT	RO	0x0000.0000	EPI Status	537
0x06C	EPIRFIFOCNT	RO	-	EPI Read FIFO Count	539
0x070	EPIREADFIFO	RO	-	EPI Read FIFO	540
0x074	EPIREADFIFO1	RO	-	EPI Read FIFO Alias 1	540
0x078	EPIREADFIFO2	RO	-	EPI Read FIFO Alias 2	540
0x07C	EPIREADFIFO3	RO	-	EPI Read FIFO Alias 3	540
0x080	EPIREADFIFO4	RO	-	EPI Read FIFO Alias 4	540
0x084	EPIREADFIFO5	RO	-	EPI Read FIFO Alias 5	540
0x088	EPIREADFIFO6	RO	-	EPI Read FIFO Alias 6	540
0x08C	EPIREADFIFO7	RO	-	EPI Read FIFO Alias 7	540
0x200	EPIFIFOLVL	R/W	0x0000.0033	EPI FIFO Level Selects	541
0x204	EPIWFIFOCNT	RO	0x0000.0004	EPI Write FIFO Count	543
0x210	EPIIM	R/W	0x0000.0000	EPI Interrupt Mask	544
0x214	EPIRIS	RO	0x0000.0004	EPI Raw Interrupt Status	545
0x218	EPIMIS	RO	0x0000.0000	EPI Masked Interrupt Status	547
0x21C	EPIEISC	R/W1C	0x0000.0000	EPI Error Interrupt Status and Clear	548

10.6 Register Descriptions

This section lists and describes the EPI registers, in numerical order by address offset.

Register 1: EPI Configuration (EPICFG), offset 0x000

Important: The MODE field determines which configuration register is accessed for offsets 0x010 and 0x014. Any write to the **EPICFG** register resets the register contents at offsets 0x010 and 0x014.

The configuration register is used to enable the block, select a mode, and select the basic pin use (based on the mode). Note that attempting to program an undefined MODE field clears the BLKEN bit and disables the EPI controller.

EPI Configuration (EPICFG)

Base 0x400D.0000

Offset 0x000


Bit/Field

Name

Type

Reset

Type R/W, reset 0x0000.0000



Description

31:5	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	BLKEN	R/W	0	Block Enable
				Value Description 1 The EPI controller is enabled. 0 The EPI controller is disabled.
3:0	MODE	R/W	0x0	Mode Select
				Value Description
				0x0 General Purpose General-Purpose mode. Control, address, and data pins are configured using the EPIGPCFG and EPIGPCFG2 registers.
				0x1 SDRAM Supports SDR SDRAM. Control, address, and data pins are configured using the EPISDRAMCFG register.
				0x2 8-Bit Host-Bus (HB8) Host-bus 8-bit interface (also known as the MCU interface).

0x3-0xF Reserved

Control, address, and data pins are configured using the

Host-bus 16-bit interface (standard SRAM). Control, address, and data pins are configured using the EPIHB16CFG and

EPIHB8CFG and EPIHB8CFG2 registers.

16-Bit Host-Bus (HB16)

EPIHB16CFG2 registers.

0x3

Register 2: EPI Main Baud Rate (EPIBAUD), offset 0x004

The system clock is used internally to the EPI Controller. The baud rate counter can be used to divide the system clock down to control the speed on the external interface. If the mode selected emits an external EPI clock, this register defines the EPI clock emitted. If the mode selected does not use an EPI clock, this register controls the speed of changes on the external interface. Care must be taken to program this register properly so that the speed of the external bus corresponds to the speed of the external peripheral and puts acceptable current load on the pins. COUNTO is the bit field used in all modes except in HB8 and HB16 modes with dual chip selects when different baud rates are selected, see page 526. If different baud rates are used, COUNTO is associated with the address range specified by CS0 and COUNT1 is associated with the address range specified by CS1.

The COUNTn field is not a straight divider or count. The EPI Clock on EPI0S31 is related to the COUNTn field and the system clock as follows:

If COUNTn = 0,

EPIClockFreq = SystemClockFreq

otherwise:

$$\textit{EPIClockFreq} = \frac{\textit{SystemClockFreq}}{\left(\left\lfloor\frac{\textit{COUNTn}}{2}\right\rfloor + 1\right) \times 2}$$


where the symbol around COUNTn/2 is the floor operator, meaning the largest integer less than or equal to COUNTn/2.

So, for example, a COUNTn of 0x0001 results in a clock rate of $\frac{1}{2}$ (system clock); a COUNTn of 0x0002 or 0x0003 results in a clock rate of $\frac{1}{4}$ (system clock).

EPI Main Baud Rate (EPIBAUD)

Base 0x400D.0000 Offset 0x004

Type R/W, reset 0x0000.0000



This bit field is only valid when the CSCFG field is 0x2 or 0x3 and the CSBAUD bit is set in the **EPIHBnCFG2** register.

This bit field contains a counter used to divide the system clock by the count. The maximum frequency for the external EPI clock is 50 MHz. A count of 0 means the system clock is used as is.

Bit/Field	Name	Туре	Reset	Description
15:0	COUNT0	R/W	0x0000	Baud Rate Counter 0 This bit field contains a counter used to divide the system clock by the count. The maximum frequency for the external EPI clock is 50 MHz. A count of 0 means the system clock is used as is.

Register 3: EPI SDRAM Configuration (EPISDRAMCFG), offset 0x010

Important: The MODE field in the **EPICFG** register determines which configuration register is accessed for offsets 0x010 and 0x014.

To access EPISDRAMCFG, the MODE field must be 0x1.

The SDRAM Configuration register is used to specify several parameters for the SDRAM controller. Note that this register is reset when the MODE field in the **EPICFG** register is changed. If another mode is selected and the SDRAM mode is selected again, the values must be reinitialized.

The SDRAM interface designed to interface to x16 SDR SDRAMs of 64 MHz or higher, with the address and data pins overlapped (wire ORed on the board). See Table 10-3 on page 485 for pin assignments.

23

22

21

20

Software should not rely on the value of a reserved bit. To provide

preserved across a read-modify-write operation.

preserved across a read-modify-write operation.

compatibility with future products, the value of a reserved bit should be

This field contains the refresh counter in system clocks. The reset value of 0x2EE provides a refresh period of 64 ms when using a 50 MHz clock.

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be

19

18

17

16

EPI SDRAM Configuration (EPISDRAMCFG)

28

27

RO

R/W

RO

reserved

RFSH

reserved

0x0

0x2EE

0x0

26

25

24

Base 0x400D.0000 Offset 0x010

31

29:27

26:16

15:10

512

Type R/W, reset 0x42EE.0000

30

	FR	EQ		reserved					1	ı	RFSH		1	ı	ı	'
Type Reset	R/W 0	R/W 1	RO 0	RO 0	RO 0	R/W 0	R/W 1	R/W 0	R/W 1	R/W 1	R/W	R/W 0	R/W 1	R/W 1	R/W 1	R/W 0
110001		•					·		·				·	·	•	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			rese				SLEEP			•	reserved	-				ZE
Туре	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit/Field 31:30		Nam FRE		Ty _l		Reset 0x1	Fred This mus not a RFS bank	the confidence of the confiden	nfigures figured c refresh and is ba anges ar	the frequ orrectly t counting ised on s re:	o ensure J, which i	proper of s configu	operationured sep	n. This fic arately u	eld does sing the
								0x2		50 MHz						
								0x3	50 -	100 MHz	<u> </u>					

Refresh Counter

Bit/Field	Name	Туре	Reset	Description
9	SLEEP	R/W	0	Sleep Mode
				Value Description The SDRAM is put into low power state, but is self-refreshed. No effect.
8:2	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1:0	SIZE	R/W	0x0	Size of SDRAM The value of this field affects address pins and behavior.
				Value Description
				0x0 64 megabits (8MB)
				0x1 128 megabits (16MB)
				0x2 256 megabits (32MB)
				0x3 512 megabits (64MB)

Register 4: EPI Host-Bus 8 Configuration (EPIHB8CFG), offset 0x010

Important: The MODE field in the EPICFG register determines which configuration register is accessed for offsets 0x010 and 0x014.

To access **EPIHB8CFG**, the MODE field must be 0x2.

The Host Bus 8 Configuration register is activated when the HB8 mode is selected. The HB8 mode supports muxed address/data (overlay of lower 8 address and all 8 data pins), separated address/data, and address-less FIFO mode. Note that this register is reset when the MODE field in the **EPICFG** register is changed. If another mode is selected and the HB8 mode is selected again, the values must be reinitialized.

This mode is intended to support SRAMs, Flash memory (read), FIFOs, CPLDs/FPGAs, and devices with an MCU/HostBus slave or 8-bit FIFO interface support.

Refer to Table 10-5 on page 490 for information on signal configuration controlled by this register and the **EPIHB8CFG2** register.


If less address pins are required, the corresponding AFSEL bit (page 445) should not be enabled so the EPI controller does not drive those pins, and they are available as standard GPIOs.

There is no direct chip enable (CE) model. Instead, CE can be handled in one of three ways:

- 1. Manually control via GPIOs.
- 2. Associate one or more upper address pins to CE. Because CE is normally CEn, lower addresses are not used. For example, if pins EPI0S27 and EPI0S26 are used for Device 1 and 0 respectively, then address 0x6800.0000 accesses Device 0 (Device 1 has its CEn high), and 0x6400.0000 accesses Device 1 (Device 0 has its CEn high). The pull-up behavior on the corresponding GPIOs must be properly configured to ensure that the pins are disabled when the interface is not in use.
- 3. With certain SRAMs, the ALE can be used as CEn because the address remains stable after the ALE strobe. The subsequent WRn or RDn signals write or read when ALE is low thus providing CEn functionality.

EPI Host-Bus 8 Configuration (EPIHB8CFG)

Base 0x400D.0000 Offset 0x010 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
23	XFFEN	R/W	0	External FIFO FULL Enable
				Value Description
				An external FIFO full signal can be used to control write cycles. If this bit is set and the FFULL full signal is high, XFIFO writes are stalled.
				0 No effect.
22	XFEEN	R/W	0	External FIFO EMPTY Enable
				Value Description
				An external FIFO empty signal can be used to control read cycles. If this bit is set and the FEMPTY signal is high, XFIFO reads are stalled.
				0 No effect.
21	WRHIGH	R/W	0	WRITE Strobe Polarity
				Value Description
				1 The WRITE strobe is WR (active High).
				0 The WRITE strobe is WRn (active Low).
				If both CS0n and CS1n are enabled (the CSCFG field in the EPIHB8CFG2 register is 0x2 or 0x3), the programmed write strobe polarity is used for both CS0n and CS1n accesses.
20	RDHIGH	R/W	0	READ Strobe Polarity
				Value Description
				1 The READ strobe is RD (active High).
				The READ strobe is RDn (active Low).
				If both CS0n and CS1n are enabled (the CSCFG field in the EPIHB8CFG2 register is 0x2 or 0x3), the programmed read strobe polarity is used for both CS0n and CS1n accesses.
19:16	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:8	MAXWAIT	R/W	0x00	Maximum Wait This field defines the maximum number of external clocks to wait while an external FIFO ready signal is holding off a transaction (FFULL and FEMPTY). When this field is clear, the transaction is held off forever.
				Note: When the MODE field is configured to be 0x2 and the BLKEN bit is set in the EPICFG register, enabling HB8 mode, this field defaults to 0xFF.

Bit/Field	Name	Type	Reset	Description
7:6	WRWS	R/W	0x0	Write Wait States This field adds wait states to the data phase (the address phase is not affected). The effect is to delay the rising edge of WRn (or the falling edge of WR). Each wait state adds 2 EPI clock cycles to the access time.
				Value Description
				0x0 No wait states.
				0x1 1 wait state.
				0x2 2 wait states.
				0x3 3 wait states.
				This field is used in conjunction with the EPIBAUD register. If both CS0n and CS1n are enabled (the CSCFG field in the EPIHB8CFG2 register is 0x2 or 0x3), the same number of wait states is added to both CS0n and CS1n accesses.
5:4	RDWS	R/W	0x0	Read Wait States This field adds wait states to the data phase (the address phase is not affected). The effect is to delay the rising edge of RDn/Oen (or the falling edge of RD). Each wait state adds 2 EPI clock cycles to the access time.
				Value Description
				0x0 No wait states.
				0x1 1 wait state.
				0x2 2 wait states.
				0x3 3 wait states.
				This field is used in conjunction with the EPIBAUD register. If both CS0n and CS1n are enabled (the CSCFG field in the EPIHB8CFG2 register is 0x2 or 0x3), the same number of wait states is added to both CS0n and CS1n accesses.
3:2	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
1:0	MODE	R/W	0x0	Host Bus Sub-Mode This field determines which of four Host Bus 8 sub-modes to use. Sub-mode use is determined by the connected external peripheral. See Table 10-5 on page 490 for information on how this bit field affects the operation of the EPI signals.
				Value Description
				0x0 ADMUX – AD[7:0]
				Data and Address are muxed.
				0x1 ADNONMUX – D[7:0]
				Data and address are separate.
				0x2 Continuous Read - D[7:0]
				This mode is the same as ADNONMUX, but uses address switch for multiple reads instead of OEn strobing.
				0x3 XFIFO – D[7:0]
				This mode adds XFIFO controls with sense of XFIFO full and XFIFO empty. This mode uses no address or ALE.

Register 5: EPI Host-Bus 16 Configuration (EPIHB16CFG), offset 0x010

Important: The MODE field in the EPICFG register determines which configuration register is accessed for offsets 0x010 and 0x014.

To access **EPIHB16CFG**, the MODE field must be 0x3.

The Host Bus 16 sub-configuration register is activated when the HB16 mode is selected. The HB16 mode supports muxed address/data (overlay of lower 16 address and all 16 data pins), separated address/data, and address-less FIFO mode. Note that this register is reset when the MODE field in the **EPICFG** register is changed. If another mode is selected and the HB16 mode is selected again, the values must be reinitialized.

This mode is intended to support SRAMs, Flash memory (read), FIFOs, and CPLDs/FPGAs, and devices with an MCU/HostBus slave or 16-bit FIFO interface support.

Refer to Table 10-6 on page 491 for information on signal configuration controlled by this register and the **EPIHB16CFG2** register.


If less address pins are required, the corresponding AFSEL bit (page 445) should not be enabled so the EPI controller does not drive those pins, and they are available as standard GPIOs.

There is no direct chip enable (CE) model. Instead, CE can be handled in one of three ways:

- 1. Manually control via GPIOs.
- 2. Associate one or more upper address pins to CE. Because CE is normally CEn, lower addresses are not used. For example, if pins EPI0S27 and EPI0S26 are used for Device 1 and 0 respectively, then address 0x6800.0000 accesses Device 0 (Device 1 has its CEn high), and 0x6400.0000 accesses Device 1 (Device 0 has its CEn high). The pull-up behavior on the corresponding GPIOs must be properly configured to ensure that the pins are disabled when the interface is not in use.
- 3. With certain SRAMs, the ALE can be used as CEn because the address remains stable after the ALE strobe. The subsequent WRn or RDn signals write or read when ALE is low thus providing CEn functionality.

EPI Host-Bus 16 Configuration (EPIHB16CFG)

Base 0x400D.0000 Offset 0x010 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
23	XFFEN	R/W	0	External FIFO FULL Enable
				Value Description
				An external FIFO full signal can be used to control write cycles. If this bit is set and the FFULL signal is high, XFIFO writes are stalled.
				0 No effect.
22	XFEEN	R/W	0	External FIFO EMPTY Enable
				Value Description
				An external FIFO empty signal can be used to control read cycles. If this bit is set and the FEMPTY signal is high, XFIFO reads are stalled.
				0 No effect.
21	WRHIGH	R/W	0	WRITE Strobe Polarity
				Value Description
				1 The WRITE strobe is WR (active High).
				0 The WRITE strobe is WRn (active Low).
				If both CS0n and CS1n are enabled (the CSCFG field in the EPIHB16CFG2 register is 0x2 or 0x3), the programmed write strobe polarity is used for both CS0n and CS1n accesses.
20	RDHIGH	R/W	0	READ Strobe Polarity
				Value Description
				1 The READ strobe is RD (active High).
				0 The READ strobe is RDn (active Low).
				If both CS0n and CS1n are enabled (the CSCFG field in the EPIHB16CFG2 register is 0x2 or 0x3), the programmed read strobe polarity is used for both CS0n and CS1n accesses.
19:16	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:8	MAXWAIT	R/W	0x00	Maximum Wait This field defines the maximum number of external clocks to wait while an external FIFO ready signal is holding off a transaction (FFULL and FEMPTY). When this field is clear, the transaction is held off forever.
				Note: When the MODE field is configured to be 0x3 and the BLKEN bit is set in the EPICFG register, enabling HB16 mode, this field defaults to 0xFF.

March 19, 2011 519

Bit/Field	Name	Туре	Reset	Description
7:6	WRWS	R/W	0x0	Write Wait States This field adds wait states to the data phase (the address phase is not affected). The effect is to delay the rising edge of WRn (or the falling edge of WR). Each wait state adds 2 EPI clock cycles to the access time.
				Value Description
				0x0 No wait states.
				0x1 1 wait state.
				0x2 2 wait states.
				0x3 3 wait states.
				This field is used in conjunction with the EPIBAUD register. If both CS0n and CS1n are enabled (the CSCFG field in the EPIHB16CFG2 register is 0x2 or 0x3), the same number of wait states is added to both CS0n and CS1n accesses.
5:4	RDWS	R/W	0x0	Read Wait States
				This field adds wait states to the data phase (the address phase is not affected). The effect is to delay the rising edge of RDn/Oen (or the falling edge of RD). Each wait state adds 2 EPI clock cycles to the access time.
				Value Description
				0x0 No wait states.
				0x1 1 wait state.
				0x2 2 wait states.
				0x3 3 wait states.
				This field is used in conjunction with the EPIBAUD register. If both CS0n and CS1n are enabled (the CSCFG field in the EPIHB16CFG2 register is 0x2 or 0x3), the same number of wait states is added to both CS0n and CS1n accesses.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	BSEL	R/W	0	Byte Select Configuration This bit enables byte select operation.
				 Value Description No Byte Selects Data is read and written as 16 bits. Enable Byte Selects Two EPI signals function as byte select signals to allow 8-bit transfers. See Table 10-6 on page 491 for details on which EPI signals are used.

Bit/Field	Name	Туре	Reset	Description
1:0	MODE	R/W	0x0	Host Bus Sub-Mode This field determines which of three Host Bus 16 sub-modes to use. Sub-mode use is determined by the connected external peripheral. See Table 10-6 on page 491 for information on how this bit field affects the operation of the EPI signals.
				Value Description
				0x0 ADMUX – AD[15:0] Data and Address are muxed.
				0x1 ADNONMUX – D[15:0]
				Data and address are separate. This mode is not practical in HB16 mode for normal peripherals because there are generally not enough address bits available.
				Ox2 Continuous Read - D[15:0] This mode is the same as ADNONMUX, but uses address switch for multiple reads instead of OEn strobing. This mode is not practical in HB16 mode for normal SRAMs because there are generally not enough address bits available.
				0x3 XFIFO – D[15:0] This mode adds XFIFO controls with sense of XFIFO full and XFIFO empty. This mode uses no address or ALE.

Register 6: EPI General-Purpose Configuration (EPIGPCFG), offset 0x010

Important: The MODE field in the EPICFG register determines which configuration register is accessed for offsets 0x010 and 0x014.

To access **EPIGPCFG**, the MODE field must be 0x0.

The RD2CYC bit must be set at all times in General-Purpose mode to ensure proper operation.

The General-Purpose configuration register is used to configure the control, data, and address pins. This mode can be used for custom interfaces with FPGAs, CPLDs, and for digital data acquisition and actuator control. Note that this register is reset when the MODE field in the **EPICFG** register is changed. If another mode is selected and the General-purpose mode is selected again, the register the values must be reinitialized.

This mode is designed for 3 general types of use:

- Extremely high-speed clocked interfaces to FPGAs and CPLDs, with 3 sizes of data and optional address. Framing and clock-enable permit more optimized interfaces.
- General parallel GPIO. From 1 to 32 pins may be written or read, with the speed precisely controlled by the baud rate in the EPIBAUD register (when used with the NBRFIFO and/or the WFIFO) or by rate of accesses from software or μDMA.
- General custom interfaces of any speed.

R/W

0

The configuration allows for choice of an output clock (free running or gated), a framing signal (with frame size), a ready input (to stretch transactions), read and write strobes, address of varying sizes, and data of varying sizes. Additionally, provisions are made for splitting address and data phases on the external interface.


EPI General-Purpose Configuration (EPIGPCFG)

CLKPIN

Base 0x400D.0000 Offset 0x010

31

Type R/W, reset 0x0000.0000



Value Description

Clock Pin

1 EPI0S31 functions as the EPI clock output.

0 No clock output.

The EPI clock is generated from the COUNTO field in the **EPIBAUD** register (as is the system clock which is divided down from it).

Bit/Field	Name	Туре	Reset	Description
30	CLKGATE	R/W	0	Clock Gated
				Value Description
				The EPI clock is output only when there is data to write or read (current transaction); otherwise the EPI clock is held low.
				0 The EPI clock is free running.
				Note that EPI0S27 is an iRDY signal if RDYEN is set. CLKGATE is ignored if CLKPIN is 0 or if the COUNTO field in the EPIBAUD register is cleared.
29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	RDYEN	R/W	0	Ready Enable
				Value Description
				1 The external peripheral drives an iRDY signal into pin EPI0S27.
				The external peripheral does not drive an iRDY signal and is assumed to be ready always.
				The ready enable signal may only be used with a free-running EPI clock (CLKGATE=0).
				The external iRDY signal is sampled on the falling edge of the EPI clock. Setup and hold times must be met to ensure registration on the next falling EPI clock edge.
				This bit is ignored if CLKPIN is 0 or CLKGATE is 1.
27	FRMPIN	R/W	0	Framing Pin
				Value Description
				1 A framing signal is output on EPI0S30.
				0 No framing signal is output.
				Framing has no impact on data itself, but forms a context for the external peripheral. When used with a free-running EPI clock, the FRAME signal forms the valid signal. When used with a gated EPI clock, it is usually used to form a frame size.
26	FRM50	R/W	0	50/50 Frame
				Value Description
				The FRAME signal is output as 50/50 duty cycle using count (see FRMCNT).
				The FRAME signal is output as a single pulse, and then held low for the count.

March 19, 2011 523

This bit is ignored if ${\tt FRMPIN}$ is 0.

Bit/Field	Name	Туре	Reset	Description
25:22	FRMCNT	R/W	0x0	Frame Count This field specifies the size of the frame in EPI clocks. The frame counter is used to determine the frame size. The count is FRMCNT+1. So, a FRMCNT of 0 forms a pure transaction valid signal (held high during transactions, low otherwise). A FRMCNT of 0 with FRM50 set inverts the FRAME signal on each transaction. A FRMCNT of 1 means the FRAME signal is inverted every other transaction; a value of 15 means every sixteenth transaction. If FRM50 is set, the frame is held high for FRMCNT+1 transactions, then held low for that many transactions, and so on. If FRM50 is clear, the frame is pulsed high for one EPI clock and then low for FRMCNT EPI clocks. This field is ignored if FRMPIN is 0.
21	RW	R/W	0	Read and Write
				Value Description
				1 RD and WR strobes are asserted on EPI0S29 and EPI0S28. RD is asserted high on the rising edge of the EPI clock when a read is being performed. WR is asserted high on the rising edge of the EPI clock when a write is being performed
				0 RD and WR strobes are not output.
				This bit is forced to 1 when RD2CYC and/or WR2CYC is 1.
20	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	WR2CYC	R/W	0	2-Cycle Writes
				Value Description
				Writes are two EPI clock cycles long, with address on one EPI clock cycle (with the WR strobe asserted) and data written on the following EPI clock cycle (with WR strobe de-asserted). The next address (if any) is in the cycle following.
				0 Data is output on the same EPI clock cycle as the address.
				When this bit is set, then the RW bit is forced to be set.
18	RD2CYC	R/W	0	2-Cycle Reads
				Value Description
				1 Reads are two EPI clock cycles, with address on one EPI clock cycle (with the RD strobe asserted) and data captured on the following EPI clock cycle (with the RD strobe de-asserted). The next address (if any) is in the cycle following.
				0 Data is captured on the EPI clock cycle with READ strobe asserted.
				When this bit is set, then the RW bit is forced to be set.
				Caution – This bit must be set at all times in General-Purpose mode to ensure proper operation.

Bit/Field	Name	Туре	Reset	Description		
17:16	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.		
15:8	MAXWAIT	R/W	0x00	Maximum Wait This field defines the maximum number of EPI clocks to wait while the iRDY signal (see RDYEN) is holding off a transaction. If this field is 0, the transaction is held forever. If the maximum wait of 255 clocks (MAXWAIT=0xFF) is exceeded, an error interrupt occurs and the transaction is aborted/ignored.		
				Note: When the MODE field is configured to be 0x0 and the BLKEN bit is set in the EPICFG register , enabling General-Purpose mode, this field defaults to 0xFF.		
7:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.		
5:4	ASIZE	R/W	0x0	Address Bus Size This field defines the size of the address bus. The address can be up to 4-bits wide with a 24-bit data bus, up to 12-bits wide with a 16-bit data bus, and up to 20-bits wide with an 8-bit data bus. If the full address bus is not used, use the least significant address bits. Any unused address bits can be used as GPIOs by clearing the AFSEL bit for the corresponding GPIOs. Also, if RDYEN is 1, then the address sizes are 1 smaller (3, 11, 19). The values are:		
				Value Description		
				0x0 No address		
				0x1 Up to 4 bits wide.		
				0x2 Up to 12 bits wide. This size cannot be used with 24-bit data.		
				0x3 Up to 20 bits wide. This size cannot be used with data sizes other than 8.		
3:2	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.		
1:0	DSIZE	R/W	0x0	Size of Data Bus This field defines the size of the data bus (starting at EPIOSO). Subsets of these numbers can be created by clearing the AFSEL bit for the corresponding GPIOs. Note that size 32 may not be used with clock, frame, address, or other control. The values are:		
				Value Description		
				0x0 8 Bits Wide (EPI0S0 to EPI0S7)		
				0x1 16 Bits Wide (EP10S0 to EP10S15)		
				0x2 24 Bits Wide (EP10S0 to EP10S23)		
				0x3 32 Bits Wide (EP10S0 to EP10S31)		
				This size may not be used with an EPI clock. This value is normally used for acquisition input and actuator control as well as other general-purpose uses that require 32 bits per direction.		

Register 7: EPI Host-Bus 8 Configuration 2 (EPIHB8CFG2), offset 0x014

Important: The MODE field in the **EPICFG** register determines which configuration register is accessed for offsets 0x010 and 0x014.

To access EPIHB8CFG2, the MODE field must be 0x2.

This register is used to configure operation while in Host-Bus 8 mode. Note that this register is reset when the MODE field in the **EPICFG** register is changed. If another mode is selected and the Host-Bus 8 mode is selected again, the values must be reinitialized.

EPI Host-Bus 8 Configuration 2 (EPIHB8CFG2)

Base 0x400D.0000 Offset 0x014

26

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	WORD		rese	rved		CSBAUD	CSC	FG				rese	rved I		1	J
Type	R/W	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			'	1				rese	rved	1						J
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Е	Bit/Field		Nan	ne	Ту	ne	Reset	Des	cription							

		• •		•
31	WORD	R/W	0	Word Access Mode

R/W

CSBAUD

By default, the EPI controller uses data bits [7:0] for Host-Bus 8 accesses. When using Word Access mode, the EPI controller can automatically route bytes of data onto the correct byte lanes such that data can be stored in bits [31:8]. When WORD is set, short and long variables can be used in C programs.

Value Description

- 0 Word Access mode is disabled.
- Word Access mode is enabled.

30:27 reser	rved R0	x0 C		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
-------------	---------	------	--	---

Chip Select Baud Rate

Value Description

- Same Baud Rate

 Both CS0n and CS1n use the baud rate for the external bus that is defined by the COUNT0 field in the **EPIBAUD** register.
- Different Baud Rates
 CS0n uses the baud rate for the external bus that is defined by the COUNTO field in the **EPIBAUD** register. CS1n uses the baud rate defined by the COUNT1 field in the **EPIBAUD** register.

Bit/Field	Name	Туре	Reset	Description
25:24	CSCFG	R/W	0x0	Chip Select Configuration
				Value Description
				0x0 ALE Configuration
				EPIOS30 is used as an address latch (ALE). The ALE signal is generally used when the address and data are muxed (HB8MODE field in the EPIHB8CFG register is 0x0). The ALE signal is used by an external latch to hold the address through the bus cycle.
				Ox1 CSn Configuration EPI0S30 is used as a Chip Select (CSn). When using this mode, the address and data are generally not muxed (HB8MODE field in the EPIHB8CFG register is 0x1). However, if address and data muxing is needed, the WR signal (EPI0S29) and the RD signal (EPI0S28) can be used to latch the address when CSn is low.
				0x2 Dual CSn Configuration EPI0S30 is used as CS0n and EPI0S27 is used as CS1n. Whether CS0n or CS1n is asserted is determined by the most significant address bit for a respective external address map. This configuration can be used for a RAM bank split between 2 devices as well as when using both an external RAM and an external peripheral.
				0x3 ALE with Dual CSn Configuration EPI0S30 is used as address latch (ALE), EPI0S27 is used as CS1n, and EPI0S26 is used as CS0n. Whether CS0n or CS1n is asserted is determined by the most significant address bit for a respective external address map.
23:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 8: EPI Host-Bus 16 Configuration 2 (EPIHB16CFG2), offset 0x014

Important: The MODE field in the **EPICFG** register determines which configuration register is accessed for offsets 0x010 and 0x014.

To access EPIHB16CFG2, the MODE field must be 0x3.

This register is used to configure operation while in Host-Bus 16 mode. Note that this register is reset when the MODE field in the **EPICFG** register is changed. If another mode is selected and the Host-Bus 16 mode is selected again, the values must be reinitialized.

EPI Host-Bus 16 Configuration 2 (EPIHB16CFG2)

Base 0x400D.0000 Offset 0x014

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	WORD		rese	erved	i I	CSBAUD	CSC	FG			Ì	rese	rved			j
Туре	R/W	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved															
Type '	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	pe	Reset	Des	cription							
	31		WOF	RD	R/	W	0		d Access lefault, th		ontroller	uses da	ta bits [1	5:0] for I	Host-Bus	s 16

Value Description

be used in C programs.

0 Word Access mode is disabled.

Word Access mode is enabled.

30:27 reserved RO 0x0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

26 CSBAUD R/W 0 Chip Select Baud Rate

Value Description

Same Baud Rate

Both CS0n and CS1n use the baud rate for the external bus that is defined by the COUNT0 field in the **EPIBAUD** register.

accesses. When using Word Access mode, the EPI controller can automatically route bytes of data onto the correct byte lanes such that data can be stored in bits [31:16]. When WORD is set, long variables can

Different Baud Rates CS0n uses the baud rate for the external bus that is defined by the COUNT0 field in the EPIBAUD register. CS1n uses the baud rate defined by the COUNT1 field in the EPIBAUD register.

Bit/Field	Name	Туре	Reset	Description
25:24	CSCFG	R/W	0x0	Chip Select Configuration This field controls the chip select options, including an ALE format, a single chip select, two chip selects, and an ALE combined with two chip selects.
				Value Description
				0x0 ALE Configuration EPI0S30 is used as an address latch (ALE). When using this mode, the address and data should be muxed (HB16MODE field in the EPIHB16CFG register should be configured to 0x0). If needed, the address can be latched by external logic.
				Ox1 CSn Configuration EPIOS30 is used as a Chip Select (CSn). When using this mode, the address and data should not be muxed (HB816MODE field in the EPIHB16CFG register should be configured to 0x1). In this mode, the WR signal (EPIOS29) and the RD signal (EPIOS28) are used to latch the address when CSn is low.
				Ox2 Dual CSn Configuration EPI0S30 is used as CS0n and EPI0S27 is used as CS1n. Whether CS0n or CS1n is asserted is determined by the most significant address bit for a respective external address map. This configuration can be used for a RAM bank split between 2 devices as well as when using both an external RAM and an external peripheral.
				0x3 ALE with Dual CSn Configuration EPI0S30 is used as address latch (ALE), EPI0S27 is used as CS1n, and EPI0S26 is used as CS0n. Whether CS0n or CS1n is asserted is determined by the most significant address bit for a respective external address map.
23:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 9: EPI General-Purpose Configuration 2 (EPIGPCFG2), offset 0x014

Important: The MODE field in the **EPICFG** register determines which configuration register is accessed for offsets 0x010 and 0x014.

To access **EPIGPCFG2**, the MODE field must be 0x0.

This register is used to configure operation while in General-Purpose mode. Note that this register is reset when the MODE field in the **EPICFG** register is changed. If another mode is selected and the General-Purpose mode is selected again, the values must be reinitialized.


EPI General-Purpose Configuration 2 (EPIGPCFG2)

Name

Base 0x400D.0000 Offset 0x014

Bit/Field

Type R/W, reset 0x0000.0000



Description

31	WORD	R/W	0x0	Word Access Mode

Type

Reset

By default, the EPI controller uses data bits [7:0] when the DSIZE field in the **EPIGPCFG** register is 0x0; data bits [15:0] when the DSIZE field is 0x1; data bits [23:0] when the DSIZE field is 0x2; and data bits [31:0] when the DSIZE field is 0x3.

When using Word Access mode, the EPI controller can automatically route bytes of data onto the correct byte lanes such that data can be stored in bits [31:8] for DSIZE=0x0 and bits [31:16] for DSIZE=0x1. For DSIZE=0x2 or 0x3, this bit must be clear.

Value Description

- 0 Word Access mode is disabled.
- Word Access mode is enabled.

30:0 reserved RO 0x000.0000 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 10: EPI Address Map (EPIADDRMAP), offset 0x01C


This register enables address mapping. The EPI controller can directly address memory and peripherals. In addition, the EPI controller supports address mapping to allow indirect accesses in the External RAM and External Peripheral areas.

If the external device is a peripheral, including a FIFO or a directly addressable device, the EPSZ and EPADR bit fields should be configured for the address space. If the external device is SDRAM, SRAM, or NOR Flash memory, the ERADR and ERSZ bit fields should be configured for the address space.

If one of the Dual-Chip-Select modes is selected (CSCFG=0x2 or 0x3 in the **EPIHBnCFG2** register), both chip selects can share the peripheral or the memory space, or one chip select can use the peripheral space and the other can use the memory space. If the EPADR field is not 0x0 and the ERADR field is 0x0, then the address specified by EPADR is used for both chip selects, with CS0n being asserted when the MSB of the address range is 0 and CS1n being asserted when the MSB of the address range is 1. If the ERADR field is not 0x0 and the EPADR field is 0x0, then the address specified by ERADR is used for both chip selects, with the MSB performing the same delineation. If both the EPADR and the ERADR are not 0x0, then CS0n is asserted for the address range defined by EPADR and CS1n is asserted for the address range defined by ERADR.

EPI Address Map (EPIADDRMAP)

Base 0x400D.0000 Offset 0x01C Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:6	EPSZ	R/W	0x0	External Peripheral Size

This field selects the size of the external peripheral. If the size of the external peripheral is larger, a bus fault occurs. If the size of the external peripheral is smaller, it wraps (upper address bits unused).

Note: When not using byte selects in Host-Bus 16, data is accessed on 2-byte boundaries. As a result, the available address space is double the amount shown below.

Value Description

0x0 256 bytes; lower address range: 0x00 to 0xFF

0x1 64 KB; lower address range: 0x0000 to 0xFFFF

0x2 16 MB; lower address range: 0x00.0000 to 0xFF.FFFF

0x3 256 MB; lower address range: 0x000.0000 to 0xFF.FFFFF

Bit/Field	Name	Туре	Reset	Description
5:4	EPADR	R/W	0x0	External Peripheral Address This field selects address mapping for the external peripheral area.
				Value Description 0x0 Not mapped 0x1 At 0xA000.0000 0x2 At 0xC000.0000 0x3 reserved
3:2	ERSZ	R/W	0x0	External RAM Size This field selects the size of mapped RAM. If the size of the external memory is larger, a bus fault occurs. If the size of the external memory is smaller, it wraps (upper address bits unused): Value Description 0x0 256 bytes; lower address range: 0x00 to 0xFF 0x1 64 KB; lower address range: 0x0000 to 0xFFFF 0x2 16 MB; lower address range: 0x00.0000 to 0xFF.FFFF 0x3 256 MB; lower address range: 0x000.0000 to 0xFFF.FFFF
1:0	ERADR	R/W	0x0	External RAM Address Selects address mapping for external RAM area: Value Description 0x0 Not mapped 0x1 At 0x6000.0000 0x2 At 0x8000.0000 0x3 reserved

Register 11: EPI Read Size 0 (EPIRSIZE0), offset 0x020 Register 12: EPI Read Size 1 (EPIRSIZE1), offset 0x030

This register selects the size of transactions when performing non-blocking reads with the **EPIRPSTDn** registers. This size affects how the external address is incremented.

The SIZE field must match the external data width as configured in the EPIHBnCFG or EPIGPCFG register if the WORD bit is clear in the EPIHBnCFG2 or EPIGPCFG2 register. If the WORD bit is set, the SIZE field must be greater than or equal to the external data width.

SDRAM mode uses a 16-bit data interface. If SIZE is 0x1, data is returned on the least significant bits (D[7:0]), and the remaining bits D[31:8] are all zeros, therefore the data on bits D[15:8] is lost. If SIZE is 0x2, data is returned on the least significant bits (D[15:0]), and the remaining bits D[31:16] are all zeros.

Note that changing this register while a read is active has an unpredictable effect.

EPI Read Size 0 (EPIRSIZE0)

Base 0x400D.0000 Offset 0x020

Type R/W, reset 0x0000.0003

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•	•					rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved									SI	ZE					
Type [*] Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 1	R/W

Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1:0	SIZE	R/W	0x3	Current Size

Value Description

0x0 reserved

0x1 Byte (8 bits)

0x2 Half-word (16 bits)

0x3 Word (32 bits)

Register 13: EPI Read Address 0 (EPIRADDR0), offset 0x024 Register 14: EPI Read Address 1 (EPIRADDR1), offset 0x034

This register holds the current address value. When performing non-blocking reads via the **EPIRPSTDn** registers, this register's value forms the address (when used by the mode). That is, when an **EPIRPSTDn** register is written with a non-0 value, this register is used as the first address. After each read, it is incremented by the size specified by the corresponding **EPIRSIZEn** register. Thus at the end of a read, this register contains the next address for the next read. For example, if the last read was 0x20, and the size is word, then the register contains 0x24. When a non-blocking read is cancelled, this register contains the next address that would have been read had it not been cancelled. For example, if reading by bytes and 0x103 had been read but not 0x104, this register contains 0x104. In this manner, the system can determine the number of values in the NBRFIFO to drain.

Note that changing this register while a read is active has an unpredictable effect due to race condition.

EPI Read Address 0 (EPIRADDR0)

Base 0x400D.0000 Offset 0x024

Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		reserved			I					ADDR			1			
Type	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
l		1 1								1						
								AD	DR .							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:29	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28:0	ADDR	R/W	0x000.0000	Current Address Next address to read.

Register 15: EPI Non-Blocking Read Data 0 (EPIRPSTD0), offset 0x028 Register 16: EPI Non-Blocking Read Data 1 (EPIRPSTD1), offset 0x038

This register sets up a non-blocking read via the external interface. A non-blocking read is started by writing to this register with the count (other than 0). Clearing this register terminates an active non-blocking read as well as cancelling any that are pending. This register should always be cleared before writing a value other than 0; failure to do so can cause improper operation. Note that both NBR channels can be enabled at the same time, but NBR channel 0 has the highest priority and channel 1 does not start until channel 0 is finished.

The first address is based on the corresponding **EPIRADDRn** register. The address register is incremented by the size specified by the **EPIRSIZEn** register after each read. If the size is less than a word, only the least significant bits of data are filled into the NBRFIFO; the most significant bits are cleared.

Note that all three registers may be written using one STM instruction, such as with a structure copy in C/C++.

The data may be read from the **EPIREADFIFO** register after the read cycle is completed. The interrupt mechanism is normally used to trigger the FIFO reads via ISR or µDMA.

If the countdown has not reached 0 and the NBRFIFO is full, the external interface waits until a NBRFIFO entry becomes available to continue.

Note: if a blocking read or write is performed through the address mapped area (at 0x6000.0000 through 0xDFFF.FFFF), any current non-blocking read is paused (at the next safe boundary), and the blocking request is inserted. After completion of any blocking reads or writes, the non-blocking reads continue from where they were paused.


The other way to read data is via the address mapped locations (see the **EPIADDRMAP** register), but this method is blocking (core or µDMA waits until result is returned).

To cancel a non-blocking read, clear this register. To make sure that all values read are drained from the NBRFIFO, the **EPISTAT** register must be consulted to be certain that bits NBRBUSY and ACTIVE are cleared. One of these registers should not be cleared until either the other **EPIRPSTDn** register becomes active or the external interface is not busy. At that point, the corresponding **EPIRADDRn** register indicates how many values were read.

EPI Non-Blocking Read Data 0 (EPIRPSTD0)

Base 0x400D.0000 Offset 0x028

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
12:0	POSTCNT	R/W	0x000	Post Count A write of a non-zero value starts a read operation for that count. Note that it is the software's responsibility to handle address wraparound. Reading this register provides the current count. A write of 0 cancels a non-blocking read (whether active now or pending). Prior to writing a non-zero value, this register must first be cleared.

Register 17: EPI Status (EPISTAT), offset 0x060

This register indicates which non-blocking read register is currently active; it also indicates whether the external interface is busy performing a write or non-blocking read (it cannot be performing a blocking read, as the bus would be blocked and as a result, this register could not be accessed).

This register is useful to determining which non-blocking read register is active when both are loaded with values and when implementing sequencing or sharing.


This register is also useful when canceling non-blocking reads, as it shows how many values were read by the canceled side.

EPI Status (EPISTAT)

Base 0x400D.0000 Offset 0x060

Dit/Eiold

Type RO, reset 0x0000.0000



Bit/Field	Name	туре	Reset	Description
31:10	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9	CELOW	RO	0	Clock Enable Low This bit provides information on the clock status when in general-purpose

Value Description

mode and the RDYEN bit is set.

- The external device is gating the clock (iRDY is low). Attempts to read or write in this situation are stalled until the clock is enabled or the counter times out as specified by the MAXWAIT field.
- 0 The external device is not gating the clock.

8 XFFULL RO 0 External FIFO Full

This bit provides information on the XFIFO when in the FIFO sub-mode of the Host Bus n mode with the XFFEN bit set in the **EPIHBnCFG** register. The EPIOS26 signal reflects the status of this bit.

Value Description

- 1 The XFIFO is signaling as full (the FIFO full signal is high). Attempts to write in this case are stalled until the XFIFO full signal goes low or the counter times out as specified by the MAXWAIT field.
- 0 The external device is not gating the clock.


Bit/Field	Name	Туре	Reset	Description
7	XFEMPTY	RO	0	External FIFO Empty This bit provides information on the XFIFO when in the FIFO sub-mode of the Host Bus n mode with the XFEEN bit set in the EPIHBNCFG register. The EPIOS27 signal reflects the status of this bit.
				Value Description
				1 The XFIFO is signaling as empty (the FIFO empty signal is
				high). Attempts to read in this case are stalled until the XFIFO empty signal goes low or the counter times out as specified by the MAXWAIT field.
				0 The external device is not gating the clock.
6	INITSEQ	RO	0	Initialization Sequence
				Value Description
				 The SDRAM interface is running through the wakeup period (greater than 100 μs). If an attempt is made to read or write the SDRAM during this
				period, the access is held off until the wakeup period is complete.
				The SDRAM interface is not in the wakeup period.
5	WBUSY	RO	0	Write Busy
				Value Description
				1 The external interface is performing a write.
				The external interface is not performing a write.
4	NBRBUSY	RO	0	Non-Blocking Read Busy
				Value Description
				The external interface is performing a non-blocking read, or if the non-blocking read is paused due to a write.
				The external interface is not performing a non-blocking read.
3:1	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	ACTIVE	RO	0	Register Active
				Value Description
				1 The EPIRPSTD1 register is active.
				0 If NBRBUSY is set, the EPIRPSTD0 register is active. If the NBRBUSY bit is clear, then neither EPIRPSTDx register is active.

Register 18: EPI Read FIFO Count (EPIRFIFOCNT), offset 0x06C

This register returns the number of values in the NBRFIFO (the data in the NBRFIFO can be read via the **EPIREADFIFO** register). A race is possible, but that only means that more values may come in after this register has been read.

EPI Read FIFO Count (EPIRFIFOCNT)

Base 0x400D.0000 Offset 0x06C Type RO, reset -



Bit/Field	Name	Type	Reset	Description
31:3	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2:0	COUNT	RO	-	FIFO Count Number of filled entries in the NBRFIFO.

Register 19: EPI Read FIFO (EPIREADFIFO), offset 0x070

Register 20: EPI Read FIFO Alias 1 (EPIREADFIFO1), offset 0x074

Register 21: EPI Read FIFO Alias 2 (EPIREADFIFO2), offset 0x078

Register 22: EPI Read FIFO Alias 3 (EPIREADFIFO3), offset 0x07C

Register 23: EPI Read FIFO Alias 4 (EPIREADFIFO4), offset 0x080

Register 24: EPI Read FIFO Alias 5 (EPIREADFIFO5), offset 0x084

Register 25: EPI Read FIFO Alias 6 (EPIREADFIFO6), offset 0x088


Register 26: EPI Read FIFO Alias 7 (EPIREADFIFO7), offset 0x08C

Important: This register is read-sensitive. See the register description for details.

This register returns the contents of the NBRFIFO or 0 if the NBRFIFO is empty. Each read returns the data that is at the top of the NBRFIFO, and then empties that value from the NBRFIFO. The alias registers can be used with the LDMIA instruction for more efficient operation (for up to 8 registers). See *Cortex™-M3 Instruction Set Technical User's Manual* for more information on the LDMIA instruction.

EPI Read FIFO (EPIREADFIFO)

Base 0x400D.0000 Offset 0x070 Type RO, reset -



31:0 DATA RO - Reads Data

This field contains the data that is at the top of the NBRFIFO. After being read, the NBRFIFO entry is removed.

Register 27: EPI FIFO Level Selects (EPIFIFOLVL), offset 0x200

This register allows selection of the FIFO levels which trigger an interrupt to the interrupt controller or, more efficiently, a DMA request to the μ DMA. The NBRFIFO select triggers on fullness such that it triggers on match or above (more full). The WFIFO triggers on emptiness such that it triggers on match or below (less entries).

It should be noted that the FIFO triggers are not identical to other such FIFOs in Stellaris peripherals. In particular, empty and full triggers are provided to avoid wait states when using blocking operations.

The settings in this register are only meaningful if the µDMA is active or the interrupt is enabled.

Additionally, this register allows protection against writes stalling and notification of performing blocking reads which stall for extra time due to preceding writes. The two functions behave in a non-orthogonal way because read and write are not orthogonal.


The write error bit configures the system such that an attempted write to an already full WFIFO abandons the write and signals an error interrupt to prevent accidental latencies due to stalling writes.

The read error bit configures the system such that after a read has been stalled due to any preceding writes in the WFIFO, the error interrupt is generated. Note that the excess stall is not prevented, but an interrupt is generated after the fact to notify that it has happened.

EPI FIFO Level Selects (EPIFIFOLVL)

Base 0x400D.0000 Offset 0x200

Type R/W, reset 0x0000.0033



Bit/Field	Name	Type	Reset	Description
31:18	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
17	WFERR	R/W	0	Write Full Error

Value Description

- This bit enables the Write Full error interrupt (WTFULL in the EPIIC register) to be generated when a write is attempted and the WFIFO is full. The write stalls until a WFIFO entry becomes available.
- The Write Full error interrupt is disabled. Writes are stalled when the WFIFO is full until a space becomes available but an error is not generated. Note that the Cortex-M3 write buffer may hide that stall if no other memory transactions are attempted during that time

Bit/Field	Name	Туре	Reset	Description
16	RSERR	R/W	0	Read Stall Error
				Value Description
				This bit enables the Read Stalled error interrupt (RSTALL in the EPIIC register) to be generated when a read is attempted and the WFIFO is not empty. The read is still stalled during the time the WFIFO drains, but this error notifies the application that this excess delay has occurred.
				The Read Stalled error interrupt is disabled. Reads behave as normal and are stalled until any preceding writes have completed and the read has returned a result.
				Note that the configuration of this bit has no effect on non-blocking reads.
15:7	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:4	WRFIFO	R/W	0x3	Write FIFO This field configures the trigger point for the WFIFO.
				Value Description
				0x0 Trigger when there are 1 to 4 spaces available in the WFIFO.
				0x1 reserved
				0x2 Trigger when there are 1 to 3 spaces available in the WFIFO.
				0x3 Trigger when there are 1 to 2 spaces available in the WFIFO.
				0x4 Trigger when there is 1 space available in the WFIFO.
				0x5-0x7 reserved
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2:0	RDFIFO	R/W	0x3	Read FIFO This field configures the trigger point for the NBRFIFO.
				Value Description
				0x0 reserved
				0x1 Trigger when there are 1 or more entries in the NBRFIFO.
				0x2 Trigger when there are 2 or more entries in the NBRFIFO.
				0x3 Trigger when there are 4 or more entries in the NBRFIFO.
				0x4 Trigger when there are 6 or more entries in the NBRFIFO.
				0x5 Trigger when there are 7 or more entries in the NBRFIFO.
				0x6 Trigger when there are 8 entries in the NBRFIFO.
				0x7 reserved

Register 28: EPI Write FIFO Count (EPIWFIFOCNT), offset 0x204

This register contains the number of slots currently available in the WFIFO. This register may be used for polled writes to avoid stalling and for blocking reads to avoid excess stalling (due to undrained writes). An example use for writes may be:


```
for (idx = 0; idx < cnt; idx++) \{
while (EPIWFIFOCNT == 0);
*ext_ram = *mydata++;
```

The above code ensures that writes to the address mapped location do not occur unless the WFIFO has room. Although polling makes the code wait (spinning in the loop), it does not prevent interrupts being serviced due to bus stalling.

EPI Write FIFO Count (EPIWFIFOCNT)

Base 0x400D.0000 Offset 0x204

Type RO, reset 0x0000.0004



Bit/Field	Name	Type	Reset	Description
31:3	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2:0	WTAV	RO	0x4	Available Write Transactions

The number of write transactions available in the WFIFO.

When clear, a write is stalled waiting for a slot to become free (from a preceding write completing).

Register 29: EPI Interrupt Mask (EPIIM), offset 0x210


This register is the interrupt mask set or clear register. For each interrupt source (read, write, and error), a mask value of 1 allows the interrupt source to trigger an interrupt to the interrupt controller; a mask value of 0 prevents the interrupt source from triggering an interrupt.

Note that interrupt masking has no effect on µDMA, which operates off the raw source of the read and write interrupts.

EPI Interrupt Mask (EPIIM)

Base 0x400D.0000

Offset 0x210 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	WRIM	R/W	0	Write Interrupt Mask
				Value Description
				1 WRRIS in the EPIRIS register is not masked and can trigger an interrupt to the interrupt controller.
				0 WRRIS in the EPIRIS register is masked and does not cause an interrupt.
1	RDIM	R/W	0	Read Interrupt Mask
				Value Description
				1 RDRIS in the EPIRIS register is not masked and can trigger an interrupt to the interrupt controller.
				0 RDRIS in the EPIRIS register is masked and does not cause an interrupt.
0	ERRIM	R/W	0	Error Interrupt Mask
				Value Description
				1 ERRIS in the EPIRIS register is not masked and can trigger an

0

interrupt to the interrupt controller.

an interrupt.

ERRIS in the **EPIRIS** register is masked and does not cause

Register 30: EPI Raw Interrupt Status (EPIRIS), offset 0x214

This register is the raw interrupt status register. On a read, it gives the current state of each interrupt source. A write has no effect.

Note that raw status for read and write is set or cleared based on FIFO fullness as controlled by **EPIFIFOLVL**.


Raw status for error is held until the error is cleared by writing to the **EPIIC** register.

EPI Raw Interrupt Status (EPIRIS)

Base 0x400D.0000 Offset 0x214

D:4/E: -1-4

Type RO, reset 0x0000.0004



Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	WRRIS	RO	1	Write Raw Interrupt Status

Value Description

- The number of available entries in the WFIFO is within the range specified by the trigger level (the WRFIFO field in the EPIFIFOLVL register).
- The number of available entries in the WFIFO is above the range specified by the trigger level.

This bit is cleared when the level in the WFIFO is above the trigger point programmed by the \mathtt{WRFIFO} field.

1 RDRIS RO 0 Read Raw Interrupt Status

Value Description

- 1 The number of valid entries in the NBRFIFO is within the range specified by the trigger level (the RDFIFO field in the EPIFIFOLVL register).
- The number of valid entries in the NBRFIFO is below the range specified by the trigger level.

This bit is cleared when the level in the NBRFIFO is below the trigger point programmed by the ${\tt RDFIFO}$ field.

Bit/Field	Name	Туре	Reset	Description
0	ERRRIS	RO	0	Error Raw Interrupt Status The error interrupt occurs in the following situations:
				 WFIFO Full. For a full WFIFO to generate an error interrupt, the WFERR bit in the EPIFIFOLVL register must be set.
				■ Read Stalled. For a stalled read to generate an error interrupt, the

Value Description

1 A WFIFO Full, a Read Stalled, or a Timeout error has occurred.

RSERR bit in the EPIFIFOLVL register must be set.

Timeout. If the MAXWAIT field in the **EPIGPCFG** register is configured to a value other than 0, a timeout error occurs when iRDY or XFIFO not-ready signals hold a transaction for more than

0 An error has not occurred.

the count in the MAXWAIT field.

To determine which error occurred, read the status of the **EPI Error Interrupt Status and Clear (EPIEISC)** register. This bit is cleared by writing a 1 to the bit in the **EPIEISC** register that caused the interrupt.

Register 31: EPI Masked Interrupt Status (EPIMIS), offset 0x218

This register is the masked interrupt status register. On read, it gives the current state of each interrupt source (read, write, and error) after being masked via the EPIIM register. A write has no effect.

The values returned are the ANDing of the **EPIIM** and **EPIRIS** registers. If a bit is set in this register, the interrupt is sent to the interrupt controller.

EPI Masked Interrupt Status (EPIMIS)

Name

reserved

Туре

RO

Reset


0x0000.000

Base 0x400D.0000

Bit/Field

31:3

Offset 0x218
Type RO, reset 0x0000.0000



Description

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be

and the ERIM bit in the EPIIM register is set, triggering an

An error has not occurred or the interrupt is masked.

interrupt to the interrupt controller.

				preserved across a read-modify-write operation.
2	WRMIS	RO	0	Write Masked Interrupt Status
				Value Description
				The number of available entries in the WFIFO is within the range specified by the trigger level (the WRFIFO field in the EPIFIFOLVL register) and the WRIM bit in the EPIIM register is set, triggering an interrupt to the interrupt controller.
				The number of available entries in the WFIFO is above the range specified by the trigger level or the interrupt is masked.
1	RDMIS	RO	0	Read Masked Interrupt Status
				Value Description
				The number of valid entries in the NBRFIFO is within the range specified by the trigger level (the RDFIFO field in the EPIFIFOLVL register) and the RDIM bit in the EPIIM register is set, triggering an interrupt to the interrupt controller.
				The number of valid entries in the NBRFIFO is below the range specified by the trigger level or the interrupt is masked.
0	ERRMIS	RO	0	Error Masked Interrupt Status
				Value Description
				1 A WFIFO Full, a Read Stalled, or a Timeout error has occurred

0


Register 32: EPI Error Interrupt Status and Clear (EPIEISC), offset 0x21C

This register is used to clear a pending error interrupt. If any of these bits are set, the ERRRIS bit in the **EPIRIS** register is set, and an EPI controller error is sent to the interrupt controller if the ERIM bit in the **EPIIM** register is set. Clearing any defined bit has no effect; setting a bit clears the error source and the raw error returns to 0. Note that writing to this register and reading back immediately (pipelined by the processor) returns the old register contents. One cycle is needed between write and read.

EPI Error Interrupt Status and Clear (EPIEISC)

Base 0x400D.0000 Offset 0x21C

Type R/W1C, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:3	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	WTFULL	R/W1C	0	Write FIFO Full Error
				Value Description
				The WFERR bit is enabled and a write is stalled due to the WFIFO being full.
				O The WFERR bit is not enabled or no writes are stalled.
				Writing a 1 to this bit clears it and the WFERR bit in the EPIFIFOLVL register.
1	RSTALL	R/W1C	0	Read Stalled Error

Value Description

- 1 The RSERR bit is enabled and a pending read is stalled due to writes in the WFIFO.
- O The RSERR bit is not enabled pr no pending reads are stalled.

Writing a 1 to this bit clears it and the ${\tt RSERR}$ bit in the EPIFIFOLVL register.

Bit/Field	Name	Туре	Reset	Description
0	TOUT	R/W1C	0	Timeout Error This bit is the timeout error source. The timeout error occurs when the iRDY or XFIFO not-ready signals hold a transaction for more than the count in theMAXWAIT field (when not 0). Value Description 1 A timeout error has occurred. 0 No timeout error has occurred. Writing a 1 to bit this clears it.

11 General-Purpose Timers

Programmable timers can be used to count or time external events that drive the Timer input pins. The Stellaris® General-Purpose Timer Module (GPTM) contains four GPTM blocks. Each GPTM block provides two 16-bit timers/counters (referred to as Timer A and Timer B) that can be configured to operate independently as timers or event counters, or concatenated to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC). Timers can also be used to trigger µDMA transfers.

In addition, timers can be used to trigger analog-to-digital conversions (ADC). The ADC trigger signals from all of the general-purpose timers are ORed together before reaching the ADC module, so only one timer should be used to trigger ADC events.

The GPT Module is one timing resource available on the Stellaris microcontrollers. Other timer resources include the System Timer (SysTick) (see 118).

The General-Purpose Timer Module (GPTM) contains four GPTM blocks with the following functional options:

- Operating modes:
 - 16- or 32-bit programmable one-shot timer
 - 16- or 32-bit programmable periodic timer
 - 16-bit general-purpose timer with an 8-bit prescaler
 - 32-bit Real-Time Clock (RTC) when using an external 32.768-KHz clock as the input
 - 16-bit input-edge count- or time-capture modes
 - 16-bit PWM mode with software-programmable output inversion of the PWM signal
- Count up or down
- Eight Capture Compare PWM pins (CCP)
- Daisy chaining of timer modules to allow a single timer to initiate multiple timing events
- ADC event trigger
- User-enabled stalling when the microcontroller asserts CPU Halt flag during debug (excluding RTC mode)
- Ability to determine the elapsed time between the assertion of the timer interrupt and entry into the interrupt service routine.
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
 - Dedicated channel for each timer
 - Burst request generated on timer interrupt

11.1 Block Diagram

In the block diagram, the specific Capture Compare PWM (CCP) pins available depend on the Stellaris device. See Table 11-1 on page 551 for the available CCP pins and their timer assignments.




Figure 11-1. GPTM Module Block Diagram

Table 11-1. Available CCP Pins

Timer	16-Bit Up/Down Counter	Even CCP Pin	Odd CCP Pin
Timer 0	TimerA	CCP0	-
	TimerB	-	CCP1
Timer 1	TimerA	CCP2	-
	TimerB	-	CCP3
Timer 2	TimerA	CCP4	-
	TimerB	-	CCP5
Timer 3	TimerA	CCP6	-
	TimerB	-	CCP7

11.2 Signal Description

Table 11-2 on page 552 and Table 11-3 on page 553 list the external signals of the GP Timer module and describe the function of each. The GP Timer signals are alternate functions for some GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for these GP Timer signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 445) should be set to choose the GP Timer function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 463) to assign the GP Timer signal to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 421.

Table 11-2. Signals for General-Purpose Timers (100LQFP)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
CCP0	13 22 23 39 42 66 72 91	PD3 (4) PC7 (4) PC6 (6) PJ2 (9) PF4 (1) PB0 (1) PB2 (5) PB5 (4) PD4 (1)	I/O	TTL	Capture/Compare/PWM 0.
CCP1	24 25 34 67 90 96 100	PC5 (1) PC4 (9) PA6 (2) PB1 (4) PB6 (1) PE3 (1) PD7 (3)	I/O	TTL	Capture/Compare/PWM 1.
CCP2	6 11 25 41 67 75 91 95	PE4 (6) PD1 (10) PC4 (5) PF5 (1) PB1 (1) PE1 (4) PB5 (6) PE2 (5) PD5 (1)	I/O	TTL	Capture/Compare/PWM 2.
CCP3	6 23 24 35 61 72 74 97	PE4 (1) PC6 (1) PC5 (5) PA7 (7) PF1 (10) PB2 (4) PE0 (3) PD4 (2)	I/O	TTL	Capture/Compare/PWM 3.
CCP4	22 25 35 95 98	PC7 (1) PC4 (6) PA7 (2) PE2 (1) PD5 (2)	I/O	TTL	Capture/Compare/PWM 4.
CCP5	5 12 25 36 90 91	PE5 (1) PD2 (4) PC4 (1) PG7 (8) PB6 (6) PB5 (2)	I/O	TTL	Capture/Compare/PWM 5.
CCP6	10 12 75 86 91	PD0 (6) PD2 (2) PE1 (5) PH0 (1) PB5 (3)	I/O	TTL	Capture/Compare/PWM 6.
a. The TTL designation in	11 13 85 90 96	PD1 (6) PD3 (2) PH1 (1) PB6 (2) PE3 (5)	I/O	TTL	Capture/Compare/PWM 7.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 11-3. Signals for General-Purpose Timers (108BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
CCP0	H1 L2 M2 K6 K4 E12 A11 B7 B5	PD3 (4) PC7 (4) PC6 (6) PJ2 (9) PF4 (1) PB0 (1) PB2 (5) PB5 (4) PD4 (1)	I/O	TTL	Capture/Compare/PWM 0.
CCP1	M1 L1 L6 D12 A7 B4 A2	PC5 (1) PC4 (9) PA6 (2) PB1 (4) PB6 (1) PE3 (1) PD7 (3)	I/O	TTL	Capture/Compare/PWM 1.
CCP2	B2 G2 L1 K3 D12 A12 B7 A4 C6	PE4 (6) PD1 (10) PC4 (5) PF5 (1) PB1 (1) PE1 (4) PB5 (6) PE2 (5) PD5 (1)	I/O	TTL	Capture/Compare/PWM 2.
CCP3	B2 M2 M1 M6 H12 A11 B11 B5	PE4 (1) PC6 (1) PC5 (5) PA7 (7) PF1 (10) PB2 (4) PE0 (3) PD4 (2)	I/O	TTL	Capture/Compare/PWM 3.
CCP4	L2 L1 M6 A4 C6	PC7 (1) PC4 (6) PA7 (2) PE2 (1) PD5 (2)	I/O	TTL	Capture/Compare/PWM 4.
CCP5	B3 H2 L1 C10 A7 B7	PE5 (1) PD2 (4) PC4 (1) PG7 (8) PB6 (6) PB5 (2)	I/O	TTL	Capture/Compare/PWM 5.
CCP6	G1 H2 A12 C9 B7	PD0 (6) PD2 (2) PE1 (5) PH0 (1) PB5 (3)	I/O	TTL	Capture/Compare/PWM 6.
CCP7	G2 H1 C8 A7 B4	PD1 (6) PD3 (2) PH1 (1) PB6 (2) PE3 (5)	I/O	TTL	Capture/Compare/PWM 7.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

11.3 Functional Description

The main components of each GPTM block are two free-running up/down counters (referred to as Timer A and Timer B), two match registers, two prescaler match registers, two shadow registers, and two load/initialization registers and their associated control functions. The exact functionality of each GPTM is controlled by software and configured through the register interface. Timer A and Timer B can be used individually, in which case they have a 16-bit counting range. In addition, Timer A and Timer B can be concatenated to provide a 32-bit counting range. Note that the prescaler can only be used when the timers are used individually.

The available modes for each GPTM block are shown in Table 11-4 on page 554. Note that when counting down, the prescaler acts as a true prescaler and contains the least-significant bits of the count. When counting up, the prescaler acts as a timer extension and holds the most-significant bits of the count.

		-		
Mode	Timer Use	Count Direction	Counter Size	Prescaler Size ^a
One-shot	Individual	Up or Down	16-bit	8-bit
One-snot	Concatenated	Up or Down	32-bit	-
Desiration	Individual	Up or Down	16-bit	8-bit
Periodic	Concatenated	Up or Down	32-bit	-
RTC	Concatenated	Up	32-bit	-
Edge Count	Individual	Down	16-bit	8-bit
Edge Time	Individual	Down	16-bit	-
PWM	Individual	Down	16-hit	_

Table 11-4. General-Purpose Timer Capabilities

Software configures the GPTM using the **GPTM Configuration (GPTMCFG)** register (see page 566), the **GPTM Timer A Mode (GPTMTAMR)** register (see page 567), and the **GPTM Timer B Mode (GPTMTBMR)** register (see page 569). When in one of the concatentated modes, Timer A and Timer B can only operate in one mode. However, when configured in an individual mode, Timer A and Timer B can be independently configured in any combination of the individual modes.

11.3.1 GPTM Reset Conditions

After reset has been applied to the GPTM module, the module is in an inactive state, and all control registers are cleared and in their default states. Counters Timer A and Timer B are initialized to all 1s, along with their corresponding load registers: the GPTM Timer A Interval Load (GPTMTAILR) register (see page 584) and the GPTM Timer B Interval Load (GPTMTBILR) register (see page 585) and shadow registers: the GPTM Timer A Value (GPTMTAV) register (see page 594) and the GPTM Timer B Value (GPTMTBV) register (see page 595). The prescale counters are initialized to 0x00: the GPTM Timer A Prescale (GPTMTAPR) register (see page 588) and the GPTM Timer B Prescale (GPTMTBPR) register (see page 589).

11.3.2 Timer Modes

This section describes the operation of the various timer modes. When using Timer A and Timer B in concatenated mode, only the Timer A control and status bits must be used; there is no need to use Timer B control and status bits. The GPTM is placed into individual mode by writing a value of 0x4 to the **GPTM Configuration (GPTMCFG)** register (see page 566). In the following sections, the variable "n" is used in bit field and register names to imply either a Timer A fun m,kction or a Timer B function. The prescaler is only available in the 16-bit one-shot, periodic, and input edge count

a. The prescaler is only available when the timers are used individually

timer mode. Note that when counting down, the prescaler acts as a true prescaler and contains the least-significant bits of the count. When counting up, the prescaler acts as a timer extension and holds the most-significant bits of the count. Throughout this section, the timeout event in down-count mode is 0x0 and in up-count mode is the value in the **GPTM Timer n Match (GPTMTnMATCH)** and the optional **GPTM Timer n Prescale Match (GPTMTnPMR)** registers.

11.3.2.1 One-Shot/Periodic Timer Mode

The selection of one-shot or periodic mode is determined by the value written to the TnMR field of the **GPTM Timer n Mode (GPTMTnMR)** register (see page 567). The timer is configured to count up or down using the TnCDIR bit in the **GPTMTnMR** register.

When software sets the TnEN bit in the **GPTM Control (GPTMCTL)** register (see page 571), the timer begins counting up from 0x0 or down from its preloaded value. Alternatively, if the TnWOT bit is set in the **GPTMTnMR** register, once the TnEN bit is set, the timer waits for a trigger to begin counting (see the section called "Wait-for-Trigger Mode" on page 556).

When the timer is counting down and it reaches the timeout event (0x0), the timer reloads its start value from the **GPTMTnILR** and the **GPTMTnPR** registers on the next cycle. When the timer is counting up and it reaches the timeout event (the value in the **GPTMTnILR** and the **GPTMTnPR** registers), the timer reloads with 0x0. If configured to be a one-shot timer, the timer stops counting and clears the TnEN bit in the **GPTMCTL** register. If configured as a periodic timer, the timer starts counting again on the next cycle. In periodic, snap-shot mode (TnSNAPS bit in the **GPTMTnMR** register is set), the actual free-running value of the timer at the time-out event is loaded into the **GPTMTnR** register. In this manner, software can determine the time elapsed from the interrupt assertion to the ISR entry.

In addition to reloading the count value, the GPTM generates interrupts and triggers when it reaches the time-out event. The GPTM sets the TnTORIS bit in the GPTM Raw Interrupt Status (GPTMRIS) register (see page 576), and holds it until it is cleared by writing the GPTM Interrupt Clear (GPTMICR) register (see page 582). If the timeout interrupt is enabled in the GPTM Interrupt Mask (GPTMIMR) register (see page 574), the GPTM also sets the TnTOMIS bit in the GPTM Masked Interrupt Status (GPTMMIS) register (see page 579). By setting the TnMIE bit in the GPTMTAMR register, an interrupt can also be generated when the Timer value equals the value loaded into the GPTM Timer n Match (GPTMTnMATCH) and GPTM Timer n Prescale Match (GPTMTnPMR) registers. This interrupt has the same status, masking, and clearing functions as the timeout interrupt. The ADC trigger is enabled by setting the TnOTE bit in GPTMCTL. The µDMA trigger is enabled by configuring and enabling the appropriate µDMA channel. See "Channel Configuration" on page 367.

If software updates the **GPTMTnILR** register while the counter is counting down, the counter loads the new value on the next clock cycle and continues counting down from the new value. If software updates the **GPTMTnILR** register while the counter is counting up, the timeout event is changed on the next cycle to the new value. If software updates the **GPTM Timer n Value (GPTMTnV)** register while the counter is counting up or down, the counter loads the new value on the next clock cycle and continues counting from the new value. If software updates the **GPTMTnMATCHR** register while the counter is counting, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TnSTALL bit in the **GPTMCTL** register is set, the timer freezes counting while the processor is halted by the debugger. The timer resumes counting when the processor resumes execution.

The following table shows a variety of configurations for a 16-bit free-running timer while using the prescaler. All values assume an 80-MHz clock with Tc=12.5 ns (clock period).


Prescale	#Clock (Tc) ^a	Max Time	Units
00000000	1	0.8192	mS
0000001	2	1.6384	mS
0000010	3	2.4576	mS
11111101	254	208.0768	mS
11111110	255	208.896	mS
1111111	256	209.7152	mS

Table 11-5. 16-Bit Timer With Prescaler Configurations

Wait-for-Trigger Mode

The Wait-for-Trigger mode allows daisy chaining of the timer modules such that once configured, a single timer can initiate mulitple timing events using the Timer triggers. Wait-for-Trigger mode is enabled by setting the Timeoff bit in the **GPTMTnMR** register. When the Timeoff bit is set, Timer N+1 does not begin counting until the timer in the previous position in the daisy chain (Timer N) reaches its time-out event. The daisy chain is configured such that GPTM1 always follows GPTM0, GPTM2 follows GPTM1, and so on. If Timer A is in 32-bit mode (controlled by the GPTMCFG bit in the **GPTMCFG** register), it triggers Timer A in the next module. If Timer A is in 16-bit mode, it triggers Timer B in the same module, and Timer B triggers Timer A in the next module. Care must be taken that the TAWOT bit is never set in GPTM0. Figure 11-2 on page 556 shows how the GPTMCFG bit affects the daisy chain. This function is valid for both one-shot and periodic modes.

Figure 11-2. Timer Daisy Chain



11.3.2.2 Real-Time Clock Timer Mode

In Real-Time Clock (RTC) mode, the concatenated versions of the Timer A and Timer B registers are configured as an up-counter. When RTC mode is selected for the first time after reset, the counter is loaded with a value of 0x1. All subsequent load values must be written to the **GPTM Timer A Interval Load (GPTMTAILR)** register (see page 584).

The input clock on an even CCP input is required to be 32.768 KHz in RTC mode. The clock signal is then divided down to a 1-Hz rate and is passed along to the input of the counter.

When software writes the TAEN bit in the **GPTMCTL** register, the counter starts counting up from its preloaded value of 0x1. When the current count value matches the preloaded value in the **GPTMTAMATCHR** register, the GPTM asserts the RTCRIS bit in **GPTMRIS** and continues counting

a. Tc is the clock period.

until either a hardware reset, or it is disabled by software (clearing the TAEN bit). When the timer value reaches the terminal count, the timer rolls over and continues counting up from 0x0. If the RTC interrupt is enabled in **GPTMIMR**, the GPTM also sets the RTCMIS bit in **GPTMMIS** and generates a controller interrupt. The status flags are cleared by writing the RTCCINT bit in **GPTMICR**.

In addition to generating interrupts, a μ DMA trigger can be generated. The μ DMA trigger is enabled by configuring and enabling the appropriate μ DMA channel. See "Channel Configuration" on page 367.

If the TASTALL and/or TBSTALL bits in the **GPTMCTL** register are set, the timer does not freeze if the RTCEN bit is set in **GPTMCTL**.

11.3.2.3 Input Edge-Count Mode

Note: For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling-edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.

In Edge-Count mode, the timer is configured as a 24-bit down-counter including the optional prescaler with the upper count value stored in the **GPTM Timer n Prescale (GPTMTnPR)** register and the lower bits in the **GPTMTnR** register. In this mode, the timer is capable of capturing three types of events: rising edge, falling edge, or both. To place the timer in Edge-Count mode, the <code>TnCMR</code> bit of the **GPTMTnMR** register must be cleared. The type of edge that the timer counts is determined by the <code>TnEVENT</code> fields of the **GPTMCTL** register. During initialization, the **GPTMTnMATCHR** and **GPTMTnPMR** registers are configured so that the difference between the value in the **GPTMTnILR** and **GPTMTnPR** registers and the **GPTMTnMATCHR** and **GPTMTnPMR** registers equals the number of edge events that must be counted.

When software writes the TnEN bit in the **GPTM Control (GPTMCTL)** register, the timer is enabled for event capture. Each input event on the CCP pin decrements the counter by 1 until the event count matches **GPTMTnMATCHR** and **GPTMTnPMR**. When the counts match, the GPTM asserts the CnMRIS bit in the **GPTMRIS** register (and the CnMMIS bit, if the interrupt is not masked).

In addition to generating interrupts, an ADC and/or a μ DMA trigger can be generated. The ADC trigger is enabled by setting the ThOTE bit in **GPTMCTL**. The μ DMA trigger is enabled by configuring and enabling the appropriate μ DMA channel. See "Channel Configuration" on page 367.

After the match value is reached, the counter is then reloaded using the value in **GPTMTnILR** and **GPTMTnPR** registers, and stopped because the GPTM automatically clears the \mathtt{TnEN} bit in the **GPTMCTL** register. Once the event count has been reached, all further events are ignored until \mathtt{TnEN} is re-enabled by software.

Figure 11-3 on page 558 shows how Input Edge-Count mode works. In this case, the timer start value is set to **GPTMTnILR** =0x000A and the match value is set to **GPTMTnMATCHR** =0x0006 so that four edge events are counted. The counter is configured to detect both edges of the input signal.

Note that the last two edges are not counted because the timer automatically clears the ${\tt TnEN}$ bit after the current count matches the value in the **GPTMTnMATCHR** register.




Figure 11-3. Input Edge-Count Mode Example

11.3.2.4 Input Edge-Time Mode

Note: For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.

The prescaler is not available in 16-Bit Input Edge-Time mode.

In Edge-Time mode, the timer is configured as a 16-bit down-counter. In this mode, the timer is initialized to the value loaded in the **GPTMTnILR**register. The timer is capable of capturing three types of events: rising edge, falling edge, or both. The timer is placed into Edge-Time mode by setting the TnCMR bit in the **GPTMTnMR** register, and the type of event that the timer captures is determined by the TnEVENT fields of the **GPTMCTL** register.

When software writes the Tnen bit in the **GPTMCTL** register, the timer is enabled for event capture. When the selected input event is detected, the current timer counter value is captured in the **GPTMTnR** register and is available to be read by the microcontroller. The GPTM then asserts the Cneris bit (and the Cnemis bit, if the interrupt is not masked). The **GPTMTnV** contains the free-running value of the timer and can be read to determine the time that elapsed between the interrupt assertion and the entry into the ISR.

In addition to generating interrupts, an ADC and/or a μ DMA trigger can be generated. The ADC trigger is enabled by setting the TnOTE bit in **GPTMCTL**. The μ DMA trigger is enabled by configuring and enabling the appropriate μ DMA channel. See "Channel Configuration" on page 367.

After an event has been captured, the timer does not stop counting. It continues to count until the \mathtt{TnEN} bit is cleared. When the timer reaches the timeout value, it is reloaded with the value from the **GPTMTnILR** register.

Figure 11-4 on page 559 shows how input edge timing mode works. In the diagram, it is assumed that the start value of the timer is the default value of 0xFFFF, and the timer is configured to capture rising edge events.

Each time a rising edge event is detected, the current count value is loaded into the **GPTMTnR** register, and is held there until another rising edge is detected (at which point the new count value is loaded into the **GPTMTnR** register).




Figure 11-4. 16-Bit Input Edge-Time Mode Example

11.3.2.5 PWM Mode

Note: The prescaler is not available in 16-Bit PWM mode.

The GPTM supports a simple PWM generation mode. In PWM mode, the timer is configured as a 16-bit down-counter with a start value (and thus period) defined by the **GPTMTnILR** register. In this mode, the PWM frequency and period are synchronous events and therefore guaranteed to be glitch free. PWM mode is enabled with the **GPTMTnMR** register by setting the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x1 or 0x2.

When software writes the TnEN bit in the **GPTMCTL** register, the counter begins counting down until it reaches the 0x0 state. On the next counter cycle in periodic mode, the counter reloads its start value from the **GPTMTnILR** register and continues counting until disabled by software clearing the TnEN bit in the **GPTMCTL** register. No interrupts or status bits are asserted in PWM mode.

The output PWM signal asserts when the counter is at the value of the **GPTMTnILR** register (its start state), and is deasserted when the counter value equals the value in the **GPTMTnMATCHR** register. Software has the capability of inverting the output PWM signal by setting the TnPWML bit in the **GPTMCTL** register.

Figure 11-5 on page 560 shows how to generate an output PWM with a 1-ms period and a 66% duty cycle assuming a 50-MHz input clock and **TnPWML** =0 (duty cycle would be 33% for the **TnPWML** =1 configuration). For this example, the start value is **GPTMTnILR**=0xC350 and the match value is **GPTMTnMATCHR**=0x411A.




Figure 11-5. 16-Bit PWM Mode Example

11.3.3 DMA Operation

The timers each have a dedicated μDMA channel and can provide a request signal to the μDMA controller. The request is a burst type and occurs whenever a timer raw interrupt condition occurs. The arbitration size of the μDMA transfer should be set to the amount of data that should be transferred whenever a timer event occurs.

For example, to transfer 256 items, 8 items at a time every 10 ms, configure a timer to generate a periodic timeout at 10 ms. Configure the μDMA transfer for a total of 256 items, with a burst size of 8 items. Each time the timer times out, the μDMA controller transfers 8 items, until all 256 items have been transferred.

No other special steps are needed to enable Timers for μ DMA operation. Refer to "Micro Direct Memory Access (μ DMA)" on page 363 for more details about programming the μ DMA controller.

11.3.4 Accessing Concatenated Register Values

The GPTM is placed into concatenated mode by writing a 0x0 or a 0x1 to the GPTMCFG bit field in the **GPTM Configuration (GPTMCFG)** register. In both configurations, certain registers are concatenated to form pseudo 32-bit registers. These registers include:

- GPTM Timer A Interval Load (GPTMTAILR) register [15:0], see page 584
- GPTM Timer B Interval Load (GPTMTBILR) register [15:0], see page 585
- **GPTM Timer A (GPTMTAR)** register [15:0], see page 592
- **GPTM Timer B (GPTMTBR)** register [15:0], see page 593
- GPTM Timer A Value (GPTMTAV) register [15:0], see page 594

- GPTM Timer B Value (GPTMTBV) register [15:0], see page 595
- GPTM Timer A Match (GPTMTAMATCHR) register [15:0], see page 586
- GPTM Timer B Match (GPTMTBMATCHR) register [15:0], see page 587

In the 32-bit modes, the GPTM translates a 32-bit write access to **GPTMTAILR** into a write access to both **GPTMTAILR** and **GPTMTBILR**. The resulting word ordering for such a write operation is:

```
GPTMTBILR[15:0]:GPTMTAILR[15:0]
```

Likewise, a 32-bit read access to **GPTMTAR** returns the value:

```
GPTMTBR[15:0]:GPTMTAR[15:0]
```

A 32-bit read access to **GPTMTAV** returns the value:

```
GPTMTBV[15:0]:GPTMTAV[15:0]
```

11.4 Initialization and Configuration

To use a GPTM, the appropriate TIMERn bit must be set in the **RCGC1** register (see page 274). If using any CCP pins, the clock to the appropriate GPIO module must be enabled via the **RCGC1** register (see page 274). To find out which GPIO port to enable, refer to Table 23-4 on page 1157. Configure the PMCn fields in the **GPIOPCTL** register to assign the CCP signals to the appropriate pins (see page 463 and Table 23-5 on page 1164).

This section shows module initialization and configuration examples for each of the supported timer modes.

11.4.1 One-Shot/Periodic Timer Mode

The GPTM is configured for One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit in the **GPTMCTL** register is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x0000.0000.
- 3. Configure the TnMR field in the GPTM Timer n Mode Register (GPTMTnMR):
 - a. Write a value of 0x1 for One-Shot mode.
 - **b.** Write a value of 0x2 for Periodic mode.
- **4.** Optionally configure the TnSNAPS, TnWOT, TnMTE, and TnCDIR bits in the **GPTMTnMR** register to select whether to capture the value of the free-running timer at time-out, use an external trigger to start counting, configure an additional trigger or interrupt, and count up or down.
- 5. Load the start value into the GPTM Timer n Interval Load Register (GPTMTnILR).
- If interrupts are required, set the appropriate bits in the GPTM Interrupt Mask Register (GPTMIMR).
- 7. Set the TnEN bit in the GPTMCTL register to enable the timer and start counting.

8. Poll the **GPTMRIS** register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the appropriate bit of the **GPTM Interrupt Clear Register (GPTMICR)**.

If the TnMIE bit in the **GPTMTnMR** register is set, the RTCRIS bit in the **GPTMRIS** register is set, and the timer continues counting. In One-Shot mode, the timer stops counting after the time-out event. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode reloads the timer and continues counting after the time-out event.

11.4.2 Real-Time Clock (RTC) Mode

To use the RTC mode, the timer must have a 32.768-KHz input signal on an even CCP input. To enable the RTC feature, follow these steps:

- 1. Ensure the timer is disabled (the TAEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x0000.0001.
- 3. Write the match value to the GPTM Timer n Match Register (GPTMTnMATCHR).
- 4. Set/clear the RTCEN bit in the GPTM Control Register (GPTMCTL) as needed.
- 5. If interrupts are required, set the RTCIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- **6.** Set the TAEN bit in the **GPTMCTL** register to enable the timer and start counting.

When the timer count equals the value in the **GPTMTnMATCHR** register, the GPTM asserts the RTCRIS bit in the **GPTMRIS** register and continues counting until Timer A is disabled or a hardware reset. The interrupt is cleared by writing the RTCCINT bit in the **GPTMICR** register.

11.4.3 Input Edge-Count Mode

A timer is configured to Input Edge-Count mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x0000.0004.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x0 and the TnMR field to 0x3.
- 4. Configure the type of event(s) that the timer captures by writing the Tnevent field of the GPTM Control (GPTMCTL) register.
- 5. If a prescaler is to be used, write the prescale value to the GPTM Timer n Prescale Register (GPTMTnPR).
- Load the timer start value into the GPTM Timer n Interval Load (GPTMTnILR) register.
- 7. Load the event count into the GPTM Timer n Match (GPTMTnMATCHR) register.
- 8. If interrupts are required, set the CnMIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- **9.** Set the TnEN bit in the **GPTMCTL** register to enable the timer and begin waiting for edge events.

10. Poll the CnMRIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnMCINT bit of the GPTM Interrupt Clear (GPTMICR) register.

When counting down in Input Edge-Count Mode, the timer stops after the programmed number of edge events has been detected. To re-enable the timer, ensure that the TnEN bit is cleared and repeat step 4 on page 562 through step 9 on page 563.

11.4.4 Input Edge Timing Mode

A timer is configured to Input Edge Timing mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x0000.0004.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x1 and the TnMR field to 0x3.
- **4.** Configure the type of event that the timer captures by writing the TREVENT field of the **GPTM Control (GPTMCTL)** register.
- 5. Load the timer start value into the GPTM Timer n Interval Load (GPTMTnILR) register.
- 6. If interrupts are required, set the CnEIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 7. Set the Then bit in the GPTM Control (GPTMCTL) register to enable the timer and start counting.
- 8. Poll the Cners bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the Cnecint bit of the GPTM Interrupt Clear (GPTMICR) register. The time at which the event happened can be obtained by reading the GPTM Timer n (GPTMTnR) register.

In Input Edge Timing mode, the timer continues running after an edge event has been detected, but the timer interval can be changed at any time by writing the **GPTMTnILR** register. The change takes effect at the next cycle after the write.

11.4.5 **PWM Mode**

A timer is configured to PWM mode using the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x0000.0004.
- 3. In the **GPTM Timer Mode (GPTMTnMR)** register, set the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.
- **4.** Configure the output state of the PWM signal (whether or not it is inverted) in the TnPWML field of the **GPTM Control (GPTMCTL)** register.
- 5. Load the timer start value into the GPTM Timer n Interval Load (GPTMTnILR) register.
- 6. Load the GPTM Timer n Match (GPTMTnMATCHR) register with the match value.

7. Set the TnEN bit in the **GPTM Control (GPTMCTL)** register to enable the timer and begin generation of the output PWM signal.

In PWM Timing mode, the timer continues running after the PWM signal has been generated. The PWM period can be adjusted at any time by writing the **GPTMTnILR** register, and the change takes effect at the next cycle after the write.

11.5 Register Map

Table 11-6 on page 564 lists the GPTM registers. The offset listed is a hexadecimal increment to the register's address, relative to that timer's base address:

Timer 0: 0x4003.0000
Timer 1: 0x4003.1000
Timer 2: 0x4003.2000
Timer 3: 0x4003.3000

Note that the GP Timer module clock must be enabled before the registers can be programmed (see page 274). There must be a delay of 3 system clocks after the Timer module clock is enabled before any Timer module registers are accessed.

Table 11-6. Timers Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPTMCFG	R/W	0x0000.0000	GPTM Configuration	566
0x004	GPTMTAMR	R/W	0x0000.0000	GPTM Timer A Mode	567
800x0	GPTMTBMR	R/W	0x0000.0000	GPTM Timer B Mode	569
0x00C	GPTMCTL	R/W	0x0000.0000	GPTM Control	571
0x018	GPTMIMR	R/W	0x0000.0000	GPTM Interrupt Mask	574
0x01C	GPTMRIS	RO	0x0000.0000	GPTM Raw Interrupt Status	576
0x020	GPTMMIS	RO	0x0000.0000	GPTM Masked Interrupt Status	579
0x024	GPTMICR	W1C	0x0000.0000	GPTM Interrupt Clear	582
0x028	GPTMTAILR	R/W	0xFFFF.FFFF	GPTM Timer A Interval Load	584
0x02C	GPTMTBILR	R/W	0x0000.FFFF	GPTM Timer B Interval Load	585
0x030	GPTMTAMATCHR	R/W	0xFFFF.FFFF	GPTM Timer A Match	586
0x034	GPTMTBMATCHR	R/W	0x0000.FFFF	GPTM Timer B Match	587
0x038	GPTMTAPR	R/W	0x0000.0000	GPTM Timer A Prescale	588
0x03C	GPTMTBPR	R/W	0x0000.0000	GPTM Timer B Prescale	589
0x040	GPTMTAPMR	R/W	0x0000.0000	GPTM TimerA Prescale Match	590
0x044	GPTMTBPMR	R/W	0x0000.0000	GPTM TimerB Prescale Match	591
0x048	GPTMTAR	RO	0xFFFF.FFFF	GPTM Timer A	592
0x04C	GPTMTBR	RO	0x0000.FFFF	GPTM Timer B	593
0x050	GPTMTAV	RW	0xFFFF.FFFF	GPTM Timer A Value	594

Table 11-6. Timers Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x054	GPTMTBV	RW	0x0000.FFFF	GPTM Timer B Value	595

11.6 Register Descriptions

The remainder of this section lists and describes the GPTM registers, in numerical order by address offset.

Register 1: GPTM Configuration (GPTMCFG), offset 0x000

This register configures the global operation of the GPTM module. The value written to this register determines whether the GPTM is in 32- or 16-bit mode.


Important: Bits in this register should only be changed when the TAEN and TBEN bits in the **GPTMCTL** register are cleared.

GPTM Configuration (GPTMCFG)

Timer 0 base: 0x4003.0000 Timer 1 base: 0x4003.1000 Timer 2 base: 0x4003.2000 Timer 3 base: 0x4003.3000

Offset 0x000

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2:0	GPTMCFG	R/W	0x0	GPTM Configuration The GPTMCFG values are defined as follows:

Value Description

0x0 32-bit timer configuration.

0x1 32-bit real-time clock (RTC) counter configuration.

0x2-0x3 Reserved

0x4 16-bit timer configuration.

The function is controlled by bits 1:0 of **GPTMTAMR** and

GPTMTBMR.

0x5-0x7 Reserved

Register 2: GPTM Timer A Mode (GPTMTAMR), offset 0x004

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in PWM mode, set the TAAMS bit, clear the TACMR bit, and configure the TAMR field to 0x1 or 0x2.

This register controls the modes for Timer A when it is used individually. When Timer A and Timer B are concatenated, this register controls the modes for both Timer A and Timer B, and the contents of **GPTMTBMR** are ignored.


Important: Bits in this register should only be changed when the TAEN bit in the **GPTMCTL** register is cleared.

GPTM Timer A Mode (GPTMTAMR)

Timer 0 base: 0x4003.0000 Timer 1 base: 0x4003.1000 Timer 2 base: 0x4003.2000 Timer 3 base: 0x4003.3000

Offset 0x004

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	TASNAPS	R/W	0	GPTM Timer A Snap-Shot Mode
				Value Description
				0 Snap-shot mode is disabled.
				If Timer A is configured in the periodic mode, the actual free-running value of Timer A is loaded at the time-out event into the GPTM Timer A (GPTMTAR) register.
6	TAWOT	R/W	0	GPTM Timer A Wait-on-Trigger

Value Description

- 0 Timer A begins counting as soon as it is enabled.
- 1 If Timer A is enabled (TAEN is set in the **GPTMCTL** register), Timer A does not begin counting until it receives a trigger from the timer in the previous position in the daisy chain, see Figure 11-2 on page 556. This function is valid for both one-shot and periodic modes.

This bit must be clear for GP Timer Module 0, Timer A.

Bit/Field	Name	Туре	Reset	Description
5	TAMIE	R/W	0	GPTM Timer A Match Interrupt Enable
				Value Description
				0 The match interrupt is disabled.
				An interrupt is generated when the match value in the GPTMTAMATCHR register is reached in the one-shot and periodic modes.
4	TACDIR	R/W	0	GPTM Timer A Count Direction
				Value Description
				0 The timer counts down.
				When in one-shot or periodic mode, the timer counts up. When counting up, the timer starts from a value of 0x0.
				When in PWM or RTC mode, the status of this bit is ignored. PWM mode always counts down and RTC mode always counts up.
3	TAAMS	R/W	0	GPTM Timer A Alternate Mode Select The TAAMS values are defined as follows:
				Value Description
				0 Capture mode is enabled.
				1 PWM mode is enabled.
				Note: To enable PWM mode, you must also clear the TACMR bit and configure the TAMR field to 0x1 or 0x2.
2	TACMR	R/W	0	GPTM Timer A Capture Mode
				The TACMR values are defined as follows:
				Value Description
				0 Edge-Count mode
				1 Edge-Time mode
1:0	TAMR	R/W	0x0	GPTM Timer A Mode The TAMR values are defined as follows:
				Value Description
				0x0 Reserved
				0x1 One-Shot Timer mode
				0x2 Periodic Timer mode
				0x3 Capture mode
				The Timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register.

Register 3: GPTM Timer B Mode (GPTMTBMR), offset 0x008

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in PWM mode, set the TBAMS bit, clear the TBCMR bit, and configure the TBMR field to 0x1 or 0x2.

This register controls the modes for Timer B when it is used individually. When Timer A and Timer B are concatenated, this register is ignored and **GPTMTBMR** controls the modes for both Timer A and Timer B.


Important: Bits in this register should only be changed when the TBEN bit in the **GPTMCTL** register is cleared.

GPTM Timer B Mode (GPTMTBMR)

Timer 0 base: 0x4003.0000 Timer 1 base: 0x4003.1000 Timer 2 base: 0x4003.2000 Timer 3 base: 0x4003.3000

Offset 0x008

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	TBSNAPS	R/W	0	GPTM Timer B Snap-Shot Mode
				Value Description
				0 Snap-shot mode is disabled.
				If Timer B is configured in the periodic mode, the actual free-running value of Timer B is loaded at the time-out event into the GPTM Timer B (GPTMTBR) register.
6	TBWOT	R/W	0	GPTM Timer B Wait-on-Trigger

Value Description

- 0 Timer B begins counting as soon as it is enabled.
- 1 If Timer B is enabled (TBEN is set in the **GPTMCTL** register), Timer B does not begin counting until it receives an it receives a trigger from the timer in the previous position in the daisy chain, see Figure 11-2 on page 556. This function is valid for both one-shot and periodic modes.

Bit/Field	Name	Туре	Reset	Description
5	TBMIE	R/W	0	GPTM Timer B Match Interrupt Enable
				Value Description
				0 The match interrupt is disabled.
				An interrupt is generated when the match value in the GPTMTBMATCHR register is reached in the one-shot and periodic modes.
4	TBCDIR	R/W	0	GPTM Timer B Count Direction
				Value Description
				0 The timer counts down.
				When in one-shot or periodic mode, the timer counts up. When counting up, the timer starts from a value of 0x0.
				When in PWM or RTC mode, the status of this bit is ignored. PWM mode always counts down and RTC mode always counts up.
3	TBAMS	R/W	0	GPTM Timer B Alternate Mode Select The TBAMS values are defined as follows:
				Value Description
				0 Capture mode is enabled.
				1 PWM mode is enabled.
				Note: To enable PWM mode, you must also clear the TBCMR bit and configure the TBMR field to 0x1 or 0x2.
2	TBCMR	R/W	0	GPTM Timer B Capture Mode
				The TBCMR values are defined as follows:
				Value Description
				0 Edge-Count mode
				1 Edge-Time mode
1:0	TBMR	R/W	0x0	GPTM Timer B Mode The TBMR values are defined as follows:
				Value Description
				0x0 Reserved
				0x1 One-Shot Timer mode
				0x2 Periodic Timer mode
				0x3 Capture mode
				The timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register.

Register 4: GPTM Control (GPTMCTL), offset 0x00C

This register is used alongside the **GPTMCFG** and **GMTMTnMR** registers to fine-tune the timer configuration, and to enable other features such as timer stall and the output trigger. The output trigger can be used to initiate transfers on the ADC module.

Important: Bits in this register should only be changed when the TnEN bit for the respective timer is cleared.

GPTM Control (GPTMCTL)

Timer 0 base: 0x4003.0000 Timer 1 base: 0x4003.1000 Timer 2 base: 0x4003.2000 Timer 3 base: 0x4003.3000

Offset 0x00C


Bit/Field

Name

Type

Reset

Type R/W, reset 0x0000.0000



Description

31:15	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	TBPWML	R/W	0	GPTM Timer B PWM Output Level The TBPWML values are defined as follows:
				Value Description
				0 Output is unaffected.
				1 Output is inverted.
13	ТВОТЕ	R/W	0	GPTM Timer B Output Trigger Enable The TBOTE values are defined as follows:
				Value Description
				0 The output Timer B ADC trigger is disabled.
				1 The output Timer B ADC trigger is enabled.
				In addition, the ADC must be enabled and the timer selected as a trigger source with the \mathtt{EMn} bit in the ADCEMUX register (see page 652).
12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
11:10	TBEVENT	R/W	0x0	GPTM Timer B Event Mode The TBEVENT values are defined as follows:
				Value Description
				0x0 Positive edge
				0x1 Negative edge
				0x2 Reserved
				0x3 Both edges
9	TBSTALL	R/W	0	GPTM Timer B Stall Enable The TBSTALL values are defined as follows:
				Value Description
				Timer B continues counting while the processor is halted by the debugger.
				Timer B freezes counting while the processor is halted by the debugger.
				If the processor is executing normally, the TBSTALL bit is ignored.
8	TBEN	R/W	0	GPTM Timer B Enable
				The TBEN values are defined as follows:
				Value Description
				0 Timer B is disabled.
				Timer B is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register.
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	TAPWML	R/W	0	GPTM Timer A PWM Output Level
				The TAPWML values are defined as follows:
				Value Description
				0 Output is unaffected.
				1 Output is inverted.
5	TAOTE	R/W	0	GPTM Timer A Output Trigger Enable The TAOTE values are defined as follows:
				THE TACTE VALUES ARE DEFINED AS TOHOWS.
				Value Description
				0 The output Timer A ADC trigger is disabled.
				1 The output Timer A ADC trigger is enabled.
				In addition, the ADC must be enabled and the timer selected as a trigger source with the \mathtt{EMn} bit in the ADCEMUX register (see page 652).

Bit/Field	Name	Туре	Reset	Description
4	RTCEN	R/W	0	GPTM RTC Enable The RTCEN values are defined as follows:
				Value Description
				0 RTC counting is disabled.
				1 RTC counting is enabled.
3:2	TAEVENT	R/W	0x0	GPTM Timer A Event Mode
				The TAEVENT values are defined as follows:
				Value Description
				0x0 Positive edge
				0x1 Negative edge
				0x2 Reserved
				0x3 Both edges
1	TASTALL	R/W	0	GPTM Timer A Stall Enable The TASTALL values are defined as follows:
				Value Description
				O Timer A continues counting while the processor is halted by the debugger.
				Timer A freezes counting while the processor is halted by the debugger.
				If the processor is executing normally, the TASTALL bit is ignored.
0	TAEN	R/W	0	GPTM Timer A Enable
				The TAEN values are defined as follows:
				Value Description
				0 Timer A is disabled.
				1 Timer A is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register.

March 19, 2011 573

Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018


This register allows software to enable/disable GPTM controller-level interrupts. Setting a bit enables the corresponding interrupt, while clearing a bit disables it.

GPTM Interrupt Mask (GPTMIMR)

Timer 0 base: 0x4003.0000 Timer 1 base: 0x4003.1000 Timer 2 base: 0x4003.2000 Timer 3 base: 0x4003.3000

Offset 0x018

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:12	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	ТВМІМ	R/W	0	GPTM Timer B Mode Match Interrupt Mask The TBMIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
10	CBEIM	R/W	0	GPTM Capture B Event Interrupt Mask The CBEIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
9	СВМІМ	R/W	0	GPTM Capture B Match Interrupt Mask The CBMIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.

Bit/Field	Name	Туре	Reset	Description
8	ТВТОІМ	R/W	0	GPTM Timer B Time-Out Interrupt Mask The TBTOIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
7:5	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	TAMIM	R/W	0	GPTM Timer A Mode Match Interrupt Mask
				The TAMIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
3	RTCIM	R/W	0	GPTM RTC Interrupt Mask The RTCIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
2	CAEIM	R/W	0	GPTM Capture A Event Interrupt Mask The CAEIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
1	CAMIM	R/W	0	GPTM Capture A Match Interrupt Mask The CAMIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
0	TATOIM	R/W	0	GPTM Timer A Time-Out Interrupt Mask The TATOIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.


Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C

This register shows the state of the GPTM's internal interrupt signal. These bits are set whether or not the interrupt is masked in the **GPTMIMR** register. Each bit can be cleared by writing a 1 to its corresponding bit in **GPTMICR**.

GPTM Raw Interrupt Status (GPTMRIS)

Timer 0 base: 0x4003.0000 Timer 1 base: 0x4003.1000 Timer 2 base: 0x4003.2000 Timer 3 base: 0x4003.3000

Offset 0x01C



register.

Bit/Field	Name	Туре	Reset	Description
8	TBTORIS	RO	0	GPTM Timer B Time-Out Raw Interrupt
				Value Description
				1 Timer B has timed out.
				0 Timer B has not timed out.
				This bit is cleared by writing a 1 to the ${\tt TBTOCINT}$ bit in the ${\bf GPTMICR}$ register.
7:5	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	TAMRIS	RO	0	GPTM Timer A Mode Match Raw Interrupt
				Value Description
				The TAMIE bit is set in the GPTMTAMR register, and the match value in the GPTMTAMATCHR register has been reached when in the one-shot and periodic modes.
				0 The match value has not been reached.
				This bit is cleared by writing a 1 to the TAMCINT bit in the GPTMICR register.
3	RTCRIS	RO	0	GPTM RTC Raw Interrupt
				Value Description
				1 The RTC event has occurred.
				0 The RTC event has not occurred.
				This bit is cleared by writing a 1 to the RTCCINT bit in the GPTMICR register.
2	CAERIS	RO	0	GPTM Capture A Event Raw Interrupt
				Value Description
				1 The Capture A event has occurred.
				0 The Capture A event has not occurred.
				This bit is cleared by writing a 1 to the CAECINT bit in the GPTMICR register.
1	CAMRIS	RO	0	GPTM Capture A Match Raw Interrupt
				Value Description
				1 The Capture A match has occurred.
				0 The Capture A match has not occurred.
				This bit is cleared by writing a 1 to the CAMCINT bit in the GPTMICR register.

Bit/Field	Name	Туре	Reset	Description
0	TATORIS	RO	0	GPTM Timer A Time-Out Raw Interrupt
				Value Description 1 Timer A has timed out. 0 Timer A has not timed out. This bit is cleared by writing a 1 to the TATOCINT bit in the GPTMICR register.

Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020


This register show the state of the GPTM's controller-level interrupt. If an interrupt is unmasked in **GPTMIMR**, and there is an event that causes the interrupt to be asserted, the corresponding bit is set in this register. All bits are cleared by writing a 1 to the corresponding bit in **GPTMICR**.

GPTM Masked Interrupt Status (GPTMMIS)

Timer 0 base: 0x4003.0000 Timer 1 base: 0x4003.1000 Timer 2 base: 0x4003.2000 Timer 3 base: 0x4003.3000

Offset 0x020

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:12	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	TBMMIS	RO	0	GPTM Timer B Mode Match Masked Interrupt
				Value Description
				 An unmasked Timer B Mode Match interrupt has occurred.
				0 A Timer B Mode Match interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the ${\tt TBMCINT}$ bit in the ${\tt GPTMICR}$ register.
10	CBEMIS	RO	0	GPTM Capture B Event Masked Interrupt

Value Description

- 1 An unmasked Capture B event interrupt has occurred.
- O A Capture B event interrupt has not occurred or is masked.

This bit is cleared by writing a 1 to the ${\tt CBECINT}$ bit in the $\mbox{\bf GPTMICR}$ register.

Bit/Field	Name	Туре	Reset	Description
9	CBMMIS	RO	0	GPTM Capture B Match Masked Interrupt
				Value Description
				An unmasked Capture B Match interrupt has occurred.
				O A Capture B Mode Match interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the CBMCINT bit in the GPTMICR register.
8	TBTOMIS	RO	0	GPTM Timer B Time-Out Masked Interrupt
				Value Description
				 An unmasked Timer B Time-Out interrupt has occurred.
				0 A Timer B Time-Out interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the ${\tt TBTOCINT}$ bit in the ${\bf GPTMICR}$ register.
7:5	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	TAMMIS	RO	0	GPTM Timer A Mode Match Masked Interrupt
				Value Description
				 An unmasked Timer A Mode Match interrupt has occurred.
				0 A Timer A Mode Match interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the TAMCINT bit in the GPTMICR register.
3	RTCMIS	RO	0	GPTM RTC Masked Interrupt
				Value Description
				 An unmasked RTC event interrupt has occurred.
				O An RTC event interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the RTCCINT bit in the GPTMICR register.
2	CAEMIS	RO	0	GPTM Capture A Event Masked Interrupt
				Value Description
				 An unmasked Capture A event interrupt has occurred.
				0 A Capture A event interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the CAECINT bit in the GPTMICR register.

Bit/Field	Name	Туре	Reset	Description
1	CAMMIS	RO	0	GPTM Capture A Match Masked Interrupt
				Value Description
				 An unmasked Capture A Match interrupt has occurred.
				O A Capture A Mode Match interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the CAMCINT bit in the GPTMICR register.
0	TATOMIS	RO	0	GPTM Timer A Time-Out Masked Interrupt
				Value Description
				 An unmasked Timer A Time-Out interrupt has occurred.
				0 A Timer A Time-Out interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the TATOCINT bit in the GPTMICR register.

March 19, 2011 581

Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024


This register is used to clear the status bits in the **GPTMRIS** and **GPTMMIS** registers. Writing a 1 to a bit clears the corresponding bit in the **GPTMRIS** and **GPTMMIS** registers.

GPTM Interrupt Clear (GPTMICR)

Timer 0 base: 0x4003.0000 Timer 1 base: 0x4003.1000 Timer 2 base: 0x4003.2000 Timer 3 base: 0x4003.3000

Offset 0x024

Type W1C, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:12	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	TBMCINT	W1C	0	GPTM Timer B Mode Match Interrupt Clear Writing a 1 to this bit clears the TBMRIS bit in the GPTMRIS register and the TBMMIS bit in the GPTMMIS register.
10	CBECINT	W1C	0	GPTM Capture B Event Interrupt Clear Writing a 1 to this bit clears the CBERIS bit in the GPTMRIS register and the CBEMIS bit in the GPTMMIS register.
9	CBMCINT	W1C	0	GPTM Capture B Match Interrupt Clear Writing a 1 to this bit clears the CBMRIS bit in the GPTMRIS register and the CBMMIS bit in the GPTMMIS register.
8	TBTOCINT	W1C	0	GPTM Timer B Time-Out Interrupt Clear Writing a 1 to this bit clears the TBTORIS bit in the GPTMRIS register and the TBTOMIS bit in the GPTMMIS register.
7:5	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	TAMCINT	W1C	0	GPTM Timer A Mode Match Interrupt Clear Writing a 1 to this bit clears the TAMRIS bit in the GPTMRIS register and the TAMMIS bit in the GPTMMIS register.
3	RTCCINT	W1C	0	GPTM RTC Interrupt Clear Writing a 1 to this bit clears the RTCRIS bit in the GPTMRIS register and the RTCMIS bit in the GPTMMIS register.
2	CAECINT	W1C	0	GPTM Capture A Event Interrupt Clear Writing a 1 to this bit clears the CAERIS bit in the GPTMRIS register and the CAEMIS bit in the GPTMMIS register.

Bit/Field	Name	Type	Reset	Description
1	CAMCINT	W1C	0	GPTM Capture A Match Interrupt Clear Writing a 1 to this bit clears the CAMRIS bit in the GPTMRIS register and the CAMMIS bit in the GPTMMIS register.
0	TATOCINT	W1C	0	GPTM Timer A Time-Out Raw Interrupt Writing a 1 to this bit clears the TATORIS bit in the GPTMRIS register and the TATOMIS bit in the GPTMMIS register.

Register 9: GPTM Timer A Interval Load (GPTMTAILR), offset 0x028

When the timer is counting down, this register is used to load the starting count value into the timer. When the timer is counting up, this register sets the upper bound for the timeout event.

When a GPTM is configured to one of the 32-bit modes, GPTMTAILR appears as a 32-bit register (the upper 16-bits correspond to the contents of the GPTM Timer B Interval Load (GPTMTBILR) register). In a 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of **GPTMTBILR**.

GPTM Timer A Interval Load (GPTMTAILR)


Name

Timer 0 base: 0x4003.0000 Timer 1 base: 0x4003.1000 Timer 2 base: 0x4003.2000 Timer 3 base: 0x4003.3000

Offset 0x028

Bit/Field

Type R/W, reset 0xFFFF.FFF



Description Type 31:0 **TAILR** R/W 0xFFFF.FFFF GPTM Timer A Interval Load Register

Reset

Writing this field loads the counter for Timer A. A read returns the current value of GPTMTAILR.

Register 10: GPTM Timer B Interval Load (GPTMTBILR), offset 0x02C

When the timer is counting down, this register is used to load the starting count value into the timer. When the timer is counting up, this register sets the upper bound for the timeout event.


When a GPTM is configured to one of the 32-bit modes, the contents of bits 15:0 in this register are loaded into the upper 16 bits of the **GPTMTAILR** register. Reads from this register return the current value of Timer B and writes are ignored. In a 16-bit mode, bits 15:0 are used for the load value. Bits 31:16 are reserved in both cases.

GPTM Timer B Interval Load (GPTMTBILR)

Timer 0 base: 0x4003.0000 Timer 1 base: 0x4003.1000 Timer 2 base: 0x4003.2000 Timer 3 base: 0x4003.3000

Offset 0x02C

Type R/W, reset 0x0000.FFFF



Bit/Field Name Type Reset Description

31:0 TBILR R/W 0x0000.FFFF GPTM Timer B Interval Load Register

Writing this field loads the counter for Timer B. A read returns the current value of $\mbox{\bf GPTMTBILR}.$

When a GPTM is in 32-bit mode, writes are ignored, and reads return the current value of ${\bf GPTMTBILR}.$

Register 11: GPTM Timer A Match (GPTMTAMATCHR), offset 0x030

This register is loaded with a match value. Interrupts can be generated when the timer value is equal to the value in this register in one-shot or periodic mode.

In Edge-Count mode, this register along with **GPTMTAILR**, determines how many edge events are counted. The total number of edge events counted is equal to the value in **GPTMTAILR** minus this value.

In PWM mode, this value along with **GPTMTAILR**, determines the duty cycle of the output PWM signal.


When a GPTM is configured to one of the 32-bit modes, **GPTMTAMATCHR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM Timer B Match** (**GPTMTBMATCHR**) register). In a 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of **GPTMTBMATCHR**.

GPTM Timer A Match (GPTMTAMATCHR)

Timer 0 base: 0x4003.0000 Timer 1 base: 0x4003.1000 Timer 2 base: 0x4003.2000 Timer 3 base: 0x4003.3000

Offset 0x030

Type R/W, reset 0xFFFF.FFF



This value is compared to the $\ensuremath{\mathbf{GPTMTAR}}$ register to determine match events.

Register 12: GPTM Timer B Match (GPTMTBMATCHR), offset 0x034

This register is loaded with a match value. Interrupts can be generated when the timer value is equal to the value in this register in one-shot or periodic mode.

In Edge-Count mode, this register along with **GPTMTBILR**, determines how many edge events are counted. The total number of edge events counted is equal to the value in **GPTMTBILR** minus this value.

In PWM mode, this value along with **GPTMTBILR**, determines the duty cycle of the output PWM signal.


When a GPTM is configured to one of the 32-bit modes, the contents of bits 15:0 in this register are loaded into the upper 16 bits of the **GPTMTAMATCHR** register. Reads from this register return the current match value of Timer B and writes are ignored. In a 16-bit mode, bits 15:0 are used for the match value. Bits 31:16 are reserved in both cases.

GPTM Timer B Match (GPTMTBMATCHR)

Timer 0 base: 0x4003.0000 Timer 1 base: 0x4003.1000 Timer 2 base: 0x4003.2000 Timer 3 base: 0x4003.3000

Offset 0x034

Type R/W, reset 0x0000.FFFF



This value is compared to the $\ensuremath{\mathbf{GPTMTBR}}$ register to determine match events.

Register 13: GPTM Timer A Prescale (GPTMTAPR), offset 0x038


This register allows software to extend the range of the 16-bit timers in periodic and one-shot modes. In Edge-Count mode, this register is the MSB of the 24-bit count value.

GPTM Timer A Prescale (GPTMTAPR)

Timer 0 base: 0x4003.0000 Timer 1 base: 0x4003.1000 Timer 2 base: 0x4003.2000 Timer 3 base: 0x4003.3000

Offset 0x038

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	TAPSR	R/W	0x00	GPTM Timer A Prescale

The register loads this value on a write. A read returns the current value of the register.

Refer to Table 11-5 on page 556 for more details and an example.

Register 14: GPTM Timer B Prescale (GPTMTBPR), offset 0x03C


This register allows software to extend the range of the 16-bit timers in periodic and one-shot modes. In Edge-Count mode, this register is the MSB of the 24-bit count value.

GPTM Timer B Prescale (GPTMTBPR)

Timer 0 base: 0x4003.0000 Timer 1 base: 0x4003.1000 Timer 2 base: 0x4003.2000 Timer 3 base: 0x4003.3000

Offset 0x03C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	TBPSR	R/W	0x00	GPTM Timer B Prescale

The register loads this value on a write. A read returns the current value of this register.

Refer to Table 11-5 on page 556 for more details and an example.

Register 15: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040


This register effectively extends the range of **GPTMTAMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

GPTM TimerA Prescale Match (GPTMTAPMR)

Timer 0 base: 0x4003.0000 Timer 1 base: 0x4003.1000 Timer 2 base: 0x4003.2000 Timer 3 base: 0x4003.3000

Offset 0x040

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	TAPSMR	R/W	0x00	GPTM TimerA Prescale Match

This value is used alongside **GPTMTAMATCHR** to detect timer match events while using a prescaler.

Register 16: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044


This register effectively extends the range of GPTMTBMATCHR to 24 bits when operating in 16-bit one-shot or periodic mode.

GPTM TimerB Prescale Match (GPTMTBPMR)

Timer 0 base: 0x4003.0000 Timer 1 base: 0x4003.1000 Timer 2 base: 0x4003.2000 Timer 3 base: 0x4003.3000

Offset 0x044

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	TBPSMR	R/W	0x00	GPTM TimerB Prescale Match

This value is used alongside **GPTMTBMATCHR** to detect timer match events while using a prescaler.

Register 17: GPTM Timer A (GPTMTAR), offset 0x048

This register shows the current value of the Timer A counter in all cases except for Input Edge Count and Time modes. In the Input Edge Count mode, this register contains the number of edges that have occurred. In the Input Edge Time mode, this register contains the time at which the last edge event took place. Also in Input Edge-Count mode, bits 23:16 contain the upper 8 bits of the count.


When a GPTM is configured to one of the 32-bit modes, **GPTMTAR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM Timer B (GPTMTBR)** register). In the16-bit Input Edge Count, Input Edge Time, and PWM modes, bits 15:0 contain the value of the counter and bits 23:16 contain the value of the prescaler, which is the upper 8 bits of the count. Bits 31:24 always read as 0. To read the value of the prescaler in 16-bit One-Shot and Periodic modes, read bits [23:16] in the **GPTMTAV** register.

GPTM Timer A (GPTMTAR)

Timer 0 base: 0x4003.0000 Timer 1 base: 0x4003.1000 Timer 2 base: 0x4003.2000 Timer 3 base: 0x4003.3000

Offset 0x048

Type RO, reset 0xFFFF.FFF



A read returns the current value of the **GPTM Timer A Count Register**, in all cases except for Input Edge Count and Time modes. In the Input Edge Count mode, this register contains the number of edges that have occurred. In the Input Edge Time mode, this register contains the time at which the last edge event took place.

Register 18: GPTM Timer B (GPTMTBR), offset 0x04C


This register shows the current value of the Timer B counter in all cases except for Input Edge Count and Time modes. In the Input Edge Count mode, this register contains the number of edges that have occurred. In the Input Edge Time mode, this register contains the time at which the last edge event took place. Also in Input Edge-Count mode, bits 23:16 contain the upper 8 bits of the count.

When a GPTM is configured to one of the 32-bit modes, the contents of bits 15:0 in this register are loaded into the upper 16 bits of the GPTMTAR register. Reads from this register return the current value of Timer B. In a 16-bit mode, bits 15:0 contain the value of the counter and bits 23:16 contain the value of the prescaler in Input Edge Count, Input Edge Time, and PWM modes, which is the upper 8 bits of the count. Bits 31:24 are reserved in both cases.

GPTM Timer B (GPTMTBR)

Timer 0 base: 0x4003.0000 Timer 1 base: 0x4003.1000 Timer 2 base: 0x4003.2000 Timer 3 base: 0x4003.3000 Offset 0x04C

Type RO, reset 0x0000.FFFF



Bit/Field	Name	Type	Reset	Description
31:0	TBR	RO	0x0000.FFFF	GPTM Timer B Register

A read returns the current value of the GPTM Timer B Count Register, in all cases except for Input Edge Count and Time modes. In the Input Edge Count mode, this register contains the number of edges that have occurred. In the Input Edge Time mode, this register contains the time at which the last edge event took place.

Register 19: GPTM Timer A Value (GPTMTAV), offset 0x050

When read, this register shows the current, free-running value of Timer A in all modes. Software can use this value to determine the time elapsed between an interrupt and the ISR entry. When written, the value written into this register is loaded into the **GPTMTAR** register on the next clock cycle. In Input Edge-Count mode, bits 23:16 contain the upper 8 bits of the count.


When a GPTM is configured to one of the 32-bit modes, **GPTMTAV** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM Timer B Value (GPTMTBV)** register). In a 16-bit mode, bits 15:0 contain the value of the counter and bits 23:16 contain the current, free-running value of the prescaler, which is the upper 8 bits of the count. Bits 31:24 always read as 0.

Note: The **GPTMTAV** register cannot be written in Edge-Count mode.

GPTM Timer A Value (GPTMTAV)

Timer 0 base: 0x4003.0000 Timer 1 base: 0x4003.1000 Timer 2 base: 0x4003.2000 Timer 3 base: 0x4003.3000 Offset 0x050

Type RW, reset 0xFFFF.FFF



Bit/Field	Name	Type	Reset	Description
31:0	TAV	RW	0xFFFF.FFFF	GPTM Timer A Value

A read returns the current, free-running value of Timer A in all modes. When written, the value written into this register is loaded into the **GPTMTAR** register on the next clock cycle.

Register 20: GPTM Timer B Value (GPTMTBV), offset 0x054

When read, this register shows the current, free-running value of Timer B in all modes. Software can use this value to determine the time elapsed between an interrupt and the ISR entry. When written, the value written into this register is loaded into the **GPTMTBR** register on the next clock cycle. In Input Edge-Count mode, bits 23:16 contain the upper 8 bits of the count.


When a GPTM is configured to one of the 32-bit modes, the contents of bits 15:0 in this register are loaded into the upper 16 bits of the **GPTMTAV** register. Reads from this register return the current free-running value of Timer B. In a 16-bit mode, bits 15:0 contain the current, free-running value of the counter and bits 23:16 contain the current, free-running value of the prescaler, which is the upper 8 bits of the count. Bits 31:24 are reserved in both cases.

GPTM Timer B Value (GPTMTBV)

Timer 0 base: 0x4003.0000 Timer 1 base: 0x4003.1000 Timer 2 base: 0x4003.2000 Timer 3 base: 0x4003.3000

Offset 0x054

Type RW, reset 0x0000.FFFF



Bit/Field	Name	Type	Reset	Description
31:0	TBV	RW	0x0000.FFFF	GPTM Timer B Value

A read returns the current, free-running value of Timer A in all modes. When written, the value written into this register is loaded into the **GPTMTAR** register on the next clock cycle.

12 Watchdog Timers

A watchdog timer can generate an interrupt or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or due to the failure of an external device to respond in the expected way. The LM3S9790 microcontroller has two Watchdog Timer Modules, one module is clocked by the system clock (Watchdog Timer 0) and the other is clocked by the PIOSC (Watchdog Timer 1). The two modules are identical except that WDT1 is in a different clock domain, and therefore requires synchronizers. As a result, WDT1 has a bit defined in the **Watchdog Timer Control (WDTCTL)** register to indicate when a write to a WDT1 register is complete. Software can use this bit to ensure that the previous access has completed before starting the next access.


The Stellaris[®] LM3S9790 controller has two Watchdog Timer modules with the following features:

- 32-bit down counter with a programmable load register
- Separate watchdog clock with an enable
- Programmable interrupt generation logic with interrupt masking
- Lock register protection from runaway software
- Reset generation logic with an enable/disable
- User-enabled stalling when the microcontroller asserts the CPU Halt flag during debug

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

12.1 Block Diagram

Figure 12-1. WDT Module Block Diagram



12.2 Functional Description

The Watchdog Timer module generates the first time-out signal when the 32-bit counter reaches the zero state after being enabled; enabling the counter also enables the watchdog timer interrupt. After the first time-out event, the 32-bit counter is re-loaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. Once the Watchdog Timer has been configured, the **Watchdog Timer Lock (WDTLOCK)** register is written, which prevents the timer configuration from being inadvertently altered by software.

If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled by setting the RESEN bit in the **WDTCTL** register, the Watchdog timer asserts its reset signal to the system. If the interrupt is cleared before the 32-bit counter reaches its second time-out, the 32-bit counter is loaded with the value in the **WDTLOAD** register, and counting resumes from that value.

If **WDTLOAD** is written with a new value while the Watchdog Timer counter is counting, then the counter is loaded with the new value and continues counting.

Writing to **WDTLOAD** does not clear an active interrupt. An interrupt must be specifically cleared by writing to the **Watchdog Interrupt Clear (WDTICR)** register.

The Watchdog module interrupt and reset generation can be enabled or disabled as required. When the interrupt is re-enabled, the 32-bit counter is preloaded with the load register value and not its last state.

12.2.1 Register Access Timing

Because the Watchdog Timer 1 module has an independent clocking domain, its registers must be written with a timing gap between accesses. Software must guarantee that this delay is inserted between back-to-back writes to WDT1 registers or between a write followed by a read to the registers. The timing for back-to-back reads from the WDT1 module has no restrictions. The WRC bit in the **Watchdog Control (WDTCTL)** register for WDT1 indicates that the required timing gap has elapsed. This bit is cleared on a write operation and set once the write completes, indicating to software that another write or read may be started safely. Software should poll **WDTCTL** for WRC=1 prior to accessing another register. Note that WDT0 does not have this restriction as it runs off the system clock.

12.3 Initialization and Configuration

To use the WDT, its peripheral clock must be enabled by setting the WDT bit in the **RCGC0** register, see page 266.

The Watchdog Timer is configured using the following sequence:

- 1. Load the WDTLOAD register with the desired timer load value.
- 2. If WDT1, wait for the WRC bit in the WDTCTL register to be set.
- If the Watchdog is configured to trigger system resets, set the RESEN bit in the WDTCTL register.
- 4. If WDT1, wait for the WRC bit in the WDTCTL register to be set.
- 5. Set the INTEN bit in the WDTCTL register to enable the Watchdog and lock the control register.

If software requires that all of the watchdog registers are locked, the Watchdog Timer module can be fully locked by writing any value to the **WDTLOCK** register. To unlock the Watchdog Timer, write a value of 0x1ACC.E551.

12.4 Register Map

Table 12-1 on page 599 lists the Watchdog registers. The offset listed is a hexadecimal increment to the register's address, relative to the Watchdog Timer base address:

WDT0: 0x4000.0000WDT1: 0x4000.1000

Note that the Watchdog Timer module clock must be enabled before the registers can be programmed (see page 266).

Table 12-1. Watchdog Timers Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	WDTLOAD	R/W	0xFFFF.FFFF	Watchdog Load	600
0x004	WDTVALUE	RO	0xFFFF.FFFF	Watchdog Value	601
0x008	WDTCTL	R/W	0x0000.0000 (WDT0) 0x8000.0000 (WDT1)	Watchdog Control	602
0x00C	WDTICR	WO	-	Watchdog Interrupt Clear	604
0x010	WDTRIS	RO	0x0000.0000	Watchdog Raw Interrupt Status	605
0x014	WDTMIS	RO	0x0000.0000	Watchdog Masked Interrupt Status	606
0x418	WDTTEST	R/W	0x0000.0000	Watchdog Test	607
0xC00	WDTLOCK	R/W	0x0000.0000	Watchdog Lock	608
0xFD0	WDTPeriphID4	RO	0x0000.0000	Watchdog Peripheral Identification 4	609
0xFD4	WDTPeriphID5	RO	0x0000.0000	Watchdog Peripheral Identification 5	610
0xFD8	WDTPeriphID6	RO	0x0000.0000	Watchdog Peripheral Identification 6	611
0xFDC	WDTPeriphID7	RO	0x0000.0000	Watchdog Peripheral Identification 7	612
0xFE0	WDTPeriphID0	RO	0x0000.0005	Watchdog Peripheral Identification 0	613
0xFE4	WDTPeriphID1	RO	0x0000.0018	Watchdog Peripheral Identification 1	614
0xFE8	WDTPeriphID2	RO	0x0000.0018	Watchdog Peripheral Identification 2	615
0xFEC	WDTPeriphID3	RO	0x0000.0001	Watchdog Peripheral Identification 3	616
0xFF0	WDTPCellID0	RO	0x0000.000D	Watchdog PrimeCell Identification 0	617
0xFF4	WDTPCellID1	RO	0x0000.00F0	Watchdog PrimeCell Identification 1	618
0xFF8	WDTPCellID2	RO	0x0000.0006	Watchdog PrimeCell Identification 2	619
0xFFC	WDTPCellID3	RO	0x0000.00B1	Watchdog PrimeCell Identification 3	620

12.5 Register Descriptions

The remainder of this section lists and describes the WDT registers, in numerical order by address offset.

Register 1: Watchdog Load (WDTLOAD), offset 0x000


This register is the 32-bit interval value used by the 32-bit counter. When this register is written, the value is immediately loaded and the counter restarts counting down from the new value. If the WDTLOAD register is loaded with 0x0000.0000, an interrupt is immediately generated.

Watchdog Load (WDTLOAD)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000

Offset 0x000

Type R/W, reset 0xFFFF.FFFF



Bit/Field Description Name Type Reset 31:0 **WDTLOAD** R/W 0xFFFF.FFFF Watchdog Load Value


Register 2: Watchdog Value (WDTVALUE), offset 0x004

This register contains the current count value of the timer.

Watchdog Value (WDTVALUE)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0x004

Type RO, reset 0xFFFF.FFFF



Bit/Field Name Type Reset Description

31:0 WDTVALUE RO 0xFFF.FFFF Watchdog Value

Current value of the 32-bit down counter.

Register 3: Watchdog Control (WDTCTL), offset 0x008

This register is the watchdog control register. The watchdog timer can be configured to generate a reset signal (on second time-out) or an interrupt on time-out.

When the watchdog interrupt has been enabled by setting the INTEN bit, all subsequent writes to the INTEN bit are ignored. The only mechanism that can re-enable writes to this bit is a hardware reset.


Important: Because the Watchdog Timer 1 module has an independent clocking domain, its registers must be written with a timing gap between accesses. Software must guarantee that this delay is inserted between back-to-back writes to WDT1 registers or between a write followed by a read to the registers. The timing for back-to-back reads from the WDT1 module has no restrictions. The WRC bit in the Watchdog Control (WDTCTL) register for WDT1 indicates that the required timing gap has elapsed. This bit is cleared on a write operation and set once the write completes, indicating to software that another write or read may be started safely. Software should poll WDTCTL for WRC=1 prior to accessing another register. Note that WDT0 does not have this restriction as it runs off the system clock and therefore does not have a WRC bit.

Watchdog Control (WDTCTL)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000

Offset 0x008

Type R/W, reset 0x0000.0000 (WDT0) and 0x8000.0000 (WDT1)



Bit/Field	Name	Type	Reset	Description
31	WRC	RO	1	Write Complete The wrc values are defined as follows:

Value Description

- 0 A write access to one of the WDT1 registers is in progress.
- A write access is not in progress, and WDT1 registers can be read or written.

This bit is reserved for WDT0 and has a reset value of 0.

30:2 RO 0x000.000 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be

preserved across a read-modify-write operation.

Bit/Field	Name	Type	Reset	Description
1	RESEN	R/W	0	Watchdog Reset Enable The RESEN values are defined as follows:
				Value Description
				0 Disabled.
				1 Enable the Watchdog module reset output.
0	INTEN	R/W	0	Watchdog Interrupt Enable
				The INTEN values are defined as follows:
				Value Description
				0 Interrupt event disabled (once this bit is set, it can only be cleared by a hardware reset).
				1 Interrupt event enabled. Once enabled, all writes are ignored.

March 19, 2011 603


Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C

This register is the interrupt clear register. A write of any value to this register clears the Watchdog interrupt and reloads the 32-bit counter from the WDTLOAD register. Value for a read or reset is indeterminate.

Watchdog Interrupt Clear (WDTICR)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0x00C

Type WO, reset -



Bit/Field Reset Description Name Type 31:0 **WDTINTCLR** WO Watchdog Interrupt Clear


Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010

This register is the raw interrupt status register. Watchdog interrupt events can be monitored via this register if the controller interrupt is masked.

Watchdog Raw Interrupt Status (WDTRIS)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0x010

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	WDTRIS	RO	0	Watchdog Raw Interrupt Status

Value Description

- 1 A watchdog time-out event has occurred.
- 0 The watchdog has not timed out.


Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014

This register is the masked interrupt status register. The value of this register is the logical AND of the raw interrupt bit and the Watchdog interrupt enable bit.

Watchdog Masked Interrupt Status (WDTMIS)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0x014

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	WDTMIS	RO	0	Watchdog Masked Interrupt Status

Value Description

- A watchdog time-out event has been signalled to the interrupt controller.
- 0 The watchdog has not timed out or the watchdog timer interrupt is masked.

Register 7: Watchdog Test (WDTTEST), offset 0x418

This register provides user-enabled stalling when the microcontroller asserts the CPU halt flag during debug.

Watchdog Test (WDTTEST)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000

Offset 0x418


Bit/Field

Name

Type

Reset

Type R/W, reset 0x0000.0000



31:9	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	STALL	R/W	0	Watchdog Stall Enable

Description

Value Description

- If the microcontroller is stopped with a debugger, the watchdog timer stops counting. Once the microcontroller is restarted, the watchdog timer resumes counting.
- The watchdog timer continues counting if the microcontroller is stopped with a debugger.
- 7:0 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 8: Watchdog Lock (WDTLOCK), offset 0xC00


Writing 0x1ACC.E551 to the **WDTLOCK** register enables write access to all other registers. Writing any other value to the **WDTLOCK** register re-enables the locked state for register writes to all the other registers. Reading the **WDTLOCK** register returns the lock status rather than the 32-bit value written. Therefore, when write accesses are disabled, reading the **WDTLOCK** register returns 0x0000.0001 (when locked; otherwise, the returned value is 0x0000.0000 (unlocked)).

Watchdog Lock (WDTLOCK)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000

Offset 0xC00

Type R/W, reset 0x0000.0000



31:0 WDTLOCK R/W 0x0000.0000 Watchdog Lock

A write of the value 0x1ACC.E551 unlocks the watchdog registers for write access. A write of any other value reapplies the lock, preventing any register updates.

A read of this register returns the following values:

Value Description
0x0000.0001 Locked
0x0000.0000 Unlocked


Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 4 (WDTPeriphID4)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFD0

Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID4	RO	0x00	WDT Peripheral ID Register [7:0]

Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 5 (WDTPeriphID5)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFD4 Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID5	RO	0x00	WDT Peripheral ID Register [15:8]

Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 6 (WDTPeriphID6)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFD8 Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID6	RO	0x00	WDT Peripheral ID Register [23:16]

Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 7 (WDTPeriphID7)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFDC Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID7	RO	0x00	WDT Peripheral ID Register [31:24]

Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 0 (WDTPeriphID0)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFE0 Type RO, reset 0x0000.0005




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID0	RO	0x05	Watchdog Peripheral ID Register [7:0]

Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 1 (WDTPeriphID1)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFE4 Type RO, reset 0x0000.0018




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID1	RO	0x18	Watchdog Peripheral ID Register [15:8]

Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 2 (WDTPeriphID2)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFE8 Type RO, reset 0x0000.0018




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID2	RO	0x18	Watchdog Peripheral ID Register [23:16]

Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 3 (WDTPeriphID3)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFEC Type RO, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID3	RO	0x01	Watchdog Peripheral ID Register [31:24]


Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 0 (WDTPCellID0)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFF0

Type RO, reset 0x0000.000D



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID0	RO	0x0D	Watchdog PrimeCell ID Register [7:0]


Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 1 (WDTPCellID1)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFF4

Type RO, reset 0x0000.00F0



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID1	RO	0xF0	Watchdog PrimeCell ID Register [15:8]


Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 2 (WDTPCellID2)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFF8

Type RO, reset 0x0000.0006



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID2	RO	0x06	Watchdog PrimeCell ID Register [23:16]


Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 3 (WDTPCellID3)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFFC

Type RO, reset 0x0000.00B1



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID3	RO	0xB1	Watchdog PrimeCell ID Register [31:24]

13 Analog-to-Digital Converter (ADC)

An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number. Two identical converter modules are included, which share 16 input channels.

The Stellaris® ADC module features 10-bit conversion resolution and supports 16 input channels, plus an internal temperature sensor. Each ADC module contains four programmable sequencers allowing the sampling of multiple analog input sources without controller intervention. Each sample sequencer provides flexible programming with fully configurable input source, trigger events, interrupt generation, and sequencer priority. A digital comparator function is included which allows the conversion value to be diverted to a digital comparator module. Each ADC module provides eight digital comparators. Each digital comparator evaluates the ADC conversion value against its two user-defined values to determine the operational range of the signal. The trigger source for ADC0 and ADC1 may be independent or the two ADC modules may operate from the same trigger source and operate on the same or different inputs. A phase shifter can delay the start of sampling by a specified phase angle. When using both ADC modules, it is possible to configure the converters to start the conversions coincidentally or within a relative phase from each other, see "Sample Phase Control" on page 626.

The Stellaris LM3S9790 microcontroller provides two ADC modules with each having the following features:

- 16 shared analog input channels
- Single-ended and differential-input configurations
- On-chip internal temperature sensor
- Maximum sample rate of one million samples/second
- Optional phase shift in sample time programmable from 22.5° to 337.5°
- Four programmable sample conversion sequencers from one to eight entries long, with corresponding conversion result FIFOs
- Flexible trigger control
 - Controller (software)
 - Timers
 - Analog Comparators
 - GPIO
- Hardware averaging of up to 64 samples for improved accuracy
- Digital comparison unit providing eight digital comparators
- Converter uses an internal 3-V reference or an external reference
- Power and ground for the analog circuitry is separate from the digital power and ground
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)

- Dedicated channel for each sample sequencer
- ADC module uses burst requests for DMA

13.1 Block Diagram

The Stellaris microcontroller contains two identical Analog-to-Digital Converter modules. These two modules, ADC0 and ADC1, share the same 16 analog input channels. Each ADC module operates independently and can therefore execute different sample sequences, sample any of the analog input channels at any time, and generate different interrupts and triggers. Figure 13-1 on page 622 shows how the two modules are connected to analog inputs and the system bus.

Figure 13-1. Implementation of Two ADC Blocks





Figure 13-2 on page 622 provides details on the internal configuration of the ADC controls and data registers.





13.2 Signal Description

Table 13-1 on page 623 and Table 13-2 on page 623 list the external signals of the ADC module and describe the function of each. The ADC signals are analog functions for some GPIO signals. The column in the table below titled "Pin Mux/Pin Assignment" lists the GPIO pin placement for the ADC signals. The AINx and VREFA analog signals are not 5-V tolerant and go through an isolation circuit before reaching their circuitry. These signals are configured by clearing the corresponding DEN bit in the GPIO Digital Enable (GPIODEN) register and setting the corresponding AMSEL bit in the GPIO Analog Mode Select (GPIOAMSEL) register. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 421.

Table 13-1. Signals for ADC (100LQFP)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
AIN0	1	PE7	I	Analog	Analog-to-digital converter input 0.
AIN1	2	PE6	I	Analog	Analog-to-digital converter input 1.
AIN2	5	PE5	1	Analog	Analog-to-digital converter input 2.
AIN3	6	PE4	I	Analog	Analog-to-digital converter input 3.
AIN4	100	PD7	I	Analog	Analog-to-digital converter input 4.
AIN5	99	PD6	I	Analog	Analog-to-digital converter input 5.
AIN6	98	PD5	I	Analog	Analog-to-digital converter input 6.
AIN7	97	PD4	I	Analog	Analog-to-digital converter input 7.
AIN8	96	PE3	ļ	Analog	Analog-to-digital converter input 8.
AIN9	95	PE2	I	Analog	Analog-to-digital converter input 9.
AIN10	92	PB4	ļ	Analog	Analog-to-digital converter input 10.
AIN11	91	PB5	ļ	Analog	Analog-to-digital converter input 11.
AIN12	13	PD3	I	Analog	Analog-to-digital converter input 12.
AIN13	12	PD2	I	Analog	Analog-to-digital converter input 13.
AIN14	11	PD1	I	Analog	Analog-to-digital converter input 14.
AIN15	10	PD0	ļ	Analog	Analog-to-digital converter input 15.
VREFA	90	PB6	I	Analog	This input provides a reference voltage used to specify the input voltage at which the ADC converts to a maximum value. In other words, the voltage that is applied to VREFA is the voltage with which an AINn signal is converted to 1023. The VREFA input is limited to the range specified in Table 25-35 on page 1227.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 13-2. Signals for ADC (108BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
AIN0	B1	PE7	1	Analog	Analog-to-digital converter input 0.
AIN1	A1	PE6	1	Analog	Analog-to-digital converter input 1.
AIN2	В3	PE5	1	Analog	Analog-to-digital converter input 2.
AIN3	B2	PE4	1	Analog	Analog-to-digital converter input 3.
AIN4	A2	PD7	1	Analog	Analog-to-digital converter input 4.
AIN5	A3	PD6	1	Analog	Analog-to-digital converter input 5.

Table 13-2. Signals for ADC (108BGA) (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
AIN6	C6	PD5	I	Analog	Analog-to-digital converter input 6.
AIN7	B5	PD4	I	Analog	Analog-to-digital converter input 7.
AIN8	B4	PE3	I	Analog	Analog-to-digital converter input 8.
AIN9	A4	PE2	I	Analog	Analog-to-digital converter input 9.
AIN10	A6	PB4	ļ	Analog	Analog-to-digital converter input 10.
AIN11	B7	PB5	I	Analog	Analog-to-digital converter input 11.
AIN12	H1	PD3	ļ	Analog	Analog-to-digital converter input 12.
AIN13	H2	PD2	ļ	Analog	Analog-to-digital converter input 13.
AIN14	G2	PD1	ļ	Analog	Analog-to-digital converter input 14.
AIN15	G1	PD0	I	Analog	Analog-to-digital converter input 15.
VREFA	A7	PB6	I	Analog	This input provides a reference voltage used to specify the input voltage at which the ADC converts to a maximum value. In other words, the voltage that is applied to VREFA is the voltage with which an AINn signal is converted to 1023. The VREFA input is limited to the range specified in Table 25-35 on page 1227.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

13.3 Functional Description

The Stellaris ADC collects sample data by using a programmable sequence-based approach instead of the traditional single or double-sampling approaches found on many ADC modules. Each *sample sequence* is a fully programmed series of consecutive (back-to-back) samples, allowing the ADC to collect data from multiple input sources without having to be re-configured or serviced by the processor. The programming of each sample in the sample sequence includes parameters such as the input source and mode (differential versus single-ended input), interrupt generation on sample completion, and the indicator for the last sample in the sequence. In addition, the μ DMA can be used to more efficiently move data from the sample sequencers without CPU intervention.

13.3.1 Sample Sequencers

The sampling control and data capture is handled by the sample sequencers. All of the sequencers are identical in implementation except for the number of samples that can be captured and the depth of the FIFO. Table 13-3 on page 624 shows the maximum number of samples that each sequencer can capture and its corresponding FIFO depth. Each sample that is captured is stored in the FIFO. In this implementation, each FIFO entry is a 32-bit word, with the lower 10 bits containing the conversion result.

Table 13-3. Samples and FIFO Depth of Sequencers

Sequencer	Number of Samples	Depth of FIFO
SS3	1	1
SS2	4	4
SS1	4	4
SS0	8	8

For a given sample sequence, each sample is defined by bit fields in the ADC Sample Sequence Input Multiplexer Select (ADCSSMUXn) and ADC Sample Sequence Control (ADCSSCTLn) registers, where "n" corresponds to the sequence number. The ADCSSMUXn fields select the input pin, while the ADCSSCTLn fields contain the sample control bits corresponding to parameters such as temperature sensor selection, interrupt enable, end of sequence, and differential input mode. Sample sequencers are enabled by setting the respective ASENn bit in the ADC Active Sample Sequencer (ADCACTSS) register and should be configured before being enabled. Sampling is then initiated by setting the SSn bit in the ADC Processor Sample Sequence Initiate (ADCPSSI) register. In addition, sample sequences may be initiated on multiple ADC modules simultaneously using the GSYNC and SYNCWAIT bits in the ADCPSSI register during the configuration of each ADC module. For more information on using these bits, refer to page 662.

When configuring a sample sequence, multiple uses of the same input pin within the same sequence are allowed. In the **ADCSSCTLn** register, the IEn bits can be set for any combination of samples, allowing interrupts to be generated after every sample in the sequence if necessary. Also, the END bit can be set at any point within a sample sequence. For example, if Sequencer 0 is used, the END bit can be set in the nibble associated with the fifth sample, allowing Sequencer 0 to complete execution of the sample sequence after the fifth sample.

After a sample sequence completes execution, the result data can be retrieved from the **ADC Sample Sequence Result FIFO** (**ADCSSFIFOn**) registers. The FIFOs are simple circular buffers that read a single address to "pop" result data. For software debug purposes, the positions of the FIFO head and tail pointers are visible in the **ADC Sample Sequence FIFO Status (ADCSSFSTATn)** registers along with FULL and EMPTY status flags. If a write is attempted when the FIFO is full, the write does not occur and an overflow condition is indicated. Overflow and underflow conditions are monitored using the **ADCOSTAT** and **ADCUSTAT** registers.

13.3.2 Module Control

Outside of the sample sequencers, the remainder of the control logic is responsible for tasks such as:

- Interrupt generation
- DMA operation
- Sequence prioritization
- Trigger configuration
- Comparator configuration
- External voltage reference
- Sample phase control

Most of the ADC control logic runs at the ADC clock rate of 14-18 MHz. The internal ADC divider is configured for 16-MHz operation automatically by hardware when the system XTAL is selected.

13.3.2.1 Interrupts

The register configurations of the sample sequencers and digital comparators dictate which events generate raw interrupts, but do not have control over whether the interrupt is actually sent to the interrupt controller. The ADC module's interrupt signals are controlled by the state of the MASK bits in the ADC Interrupt Mask (ADCIM) register. Interrupt status can be viewed at two locations: the ADC Raw Interrupt Status (ADCRIS) register, which shows the raw status of the various interrupt

signals; and the **ADC Interrupt Status and Clear (ADCISC)** register, which shows active interrupts that are enabled by the **ADCIM** register. Sequencer interrupts are cleared by writing a 1 to the corresponding IN bit in **ADCISC**. Digital comparator interrupts are cleared by writing a 1 to the **ADC Digital Comparator Interrupt Status and Clear (ADCDCISC)** register.

13.3.2.2 DMA Operation

DMA may be used to increase efficiency by allowing each sample sequencer to operate independently and transfer data without processor intervention or reconfiguration. The ADC module provides a request signal from each sample sequencer to the associated dedicated channel of the μ DMA controller. The ADC does not support single transfer requests. A burst transfer request is asserted when the interrupt bit for the sample sequence is set (IE bit in the **ADCSSCTLn** register is set).

The arbitration size of the μ DMA transfer must be a power of 2, and the associated IE bits in the **ADDSSCTLn** register must be set. For example, if the μ DMA channel of SS0 has an arbitration size of four, the IE3 bit (4th sample) and the IE7 bit (8th sample) must be set. Thus the μ DMA request occurs every time 4 samples have been acquired. No other special steps are needed to enable the ADC module for μ DMA operation.

Refer to the "Micro Direct Memory Access (μ DMA)" on page 363 for more details about programming the μ DMA controller.

13.3.2.3 Prioritization

When sampling events (triggers) happen concurrently, they are prioritized for processing by the values in the **ADC Sample Sequencer Priority (ADCSSPRI)** register. Valid priority values are in the range of 0-3, with 0 being the highest priority and 3 being the lowest. Multiple active sample sequencer units with the same priority do not provide consistent results, so software must ensure that all active sample sequencer units have a unique priority value.

13.3.2.4 Sampling Events


Sample triggering for each sample sequencer is defined in the **ADC Event Multiplexer Select** (**ADCEMUX**) register. Trigger sources include processor (default), analog comparators, an external signal on GPIO PB4, a GP Timer, and continuous sampling. The processor triggers sampling by setting the SSx bits in the **ADC Processor Sample Sequence Initiate (ADCPSSI)** register.

Care must be taken when using the continuous sampling trigger. If a sequencer's priority is too high, it is possible to starve other lower priority sequencers. Generally, a sample sequencer using continuous sampling should be set to the lowest priority. Continuous sampling can be used with a digital comparator to cause an interrupt when a particular voltage is seen on an input.

13.3.2.5 Sample Phase Control


The trigger source for ADC0 and ADC1 may be independent or the two ADC modules may operate from the same trigger source and operate on the same or different inputs. If the converters are running at the same sample rate, they may be configured to start the conversions coincidentally or with one of 15 different discrete phases relative to each other. The sample time can be delayed from the standard sampling time in 22.5° increments up to 337.5° using the **ADC Sample Phase Control (ADCSPC)** register. Figure 13-3 on page 627 shows an example of various phase relationships at a 1 Msps rate.

Figure 13-3. ADC Sample Phases



This feature can be used to double the sampling rate of an input. Both ADC module 0 and ADC module 1 can be programmed to sample the same input. ADC module 0 could sample at the standard position (the PHASE field in the **ADCSPC** register is 0x0). ADC module 1 can be configured to sample at 180 (PHASE = 0x8). The two modules can be be synchronized using the GSYNC and SYNCWAIT bits in the **ADC Processor Sample Sequence Initiate (ADCPSSI)** register. Software could then combine the results from the two modules to create a sample rate of two million samples/second at 16 MHz as shown in Figure 13-4 on page 627.

Figure 13-4. Doubling the ADC Sample Rate



Using the ADCSPC register, ADC0 and ADC1 may provide a number of interesting applications:

- Coincident sampling of different signals. The sample sequence steps run coincidently in both converters.
 - ADC Module 0, ADCSPC = 0x0, sampling AIN0
 - ADC Module 1, ADCSPC = 0x0, sampling AIN1
- Skewed sampling of the same signal. The sample sequence steps are 1/2 of an ADC clock (500 µs for a 1Ms/s ADC) out of phase with each other. This configuration doubles the conversion bandwidth of a single input when software combines the results as shown in Figure 13-5 on page 628.
 - ADC Module 0, ADCSPC = 0x0, sampling AIN0
 - ADC Module 1, ADCSPC = 0x8, sampling AIN0




Figure 13-5. Skewed Sampling

13.3.3 Hardware Sample Averaging Circuit

Higher precision results can be generated using the hardware averaging circuit, however, the improved results are at the cost of throughput. Up to 64 samples can be accumulated and averaged to form a single data entry in the sequencer FIFO. Throughput is decreased proportionally to the number of samples in the averaging calculation. For example, if the averaging circuit is configured to average 16 samples, the throughput is decreased by a factor of 16.

By default the averaging circuit is off, and all data from the converter passes through to the sequencer FIFO. The averaging hardware is controlled by the **ADC Sample Averaging Control (ADCSAC)** register (see page 664). A single averaging circuit has been implemented, thus all input channels receive the same amount of averaging whether they are single-ended or differential.

Figure 13-6 on page 629 shows an example in which the **ADCSAC** register is set to 0x2 for 4x hardware oversampling and the IE1 bit is set for the sample sequence, resulting in an interrupt after the second averaged value is stored in the FIFO.




Figure 13-6. Sample Averaging Example

13.3.4 Analog-to-Digital Converter

The Analog-to-Digital Converter (ADC) module uses a Successive Approximation Register (SAR) architecture to deliver a 10-bit, low-power, high-precision conversion value. The successive-approximation algorithm uses a current mode D/A converter to achieve lower settling time, resulting in higher conversion speeds for the A/D converter. In addition, built-in sample-and-hold circuitry with offset-calibration circuitry improves conversion accuracy. The ADC must be run from the PLL or a 14- to 18-MHz clock source.

The ADC operates from both the 3.3-V analog and 1.2-V digital power supplies. The ADC clock can be configured to reduce power consumption when ADC conversions are not required (see "System Control" on page 211). The analog inputs are connected to the ADC through custom pads and specially balanced input paths to minimize the distortion on the inputs. Detailed information on the ADC power supplies and analog inputs can be found in "Analog-to-Digital Converter (ADC)" on page 1226.

13.3.4.1 Internal Voltage Reference

The band-gap circuitry generates an internal 3.0 V reference that can be used by the ADC to produce a conversion value from the selected analog input. The range of this conversion value is from 0x000 to 0x3FF. This configuration results in a resolution of approximately 2.9 mV per ADC code. While the analog input pads can handle voltages beyond this range, the ADC conversions saturate in under-voltage and over-voltage cases. Figure 13-7 on page 630 shows the ADC conversion function of the analog inputs.




Figure 13-7. Internal Voltage Conversion Result

13.3.4.2 External Voltage Reference

The ADC can use an external voltage reference to produce the conversion value from the selected analog input by setting the VREF bit in the **ADC Control (ADCCTL)** register. The VREF bit specifies whether to use the internal or external reference. While the range of the conversion value remains the same (0x000 to 0x3FF), the analog voltage associated with the 0x3FF value corresponds to the value of the voltage when using the 3.0-V setting and three times the voltage when using the 1.0-V setting, resulting in a smaller voltage resolution per ADC code. Ground is always used as the reference level for the minimum conversion value. Analog input voltages above the external voltage reference saturate to 0x3FF while those below 0.0 V continue to saturate at 0x000. The V_{REFA} specification defines the useful range for the external voltage reference, see Table 25-35 on page 1227. Care must be taken to supply a reference voltage of acceptable quality.

Figure 13-8 on page 631 shows the ADC conversion function of the analog inputs when using an external voltage reference.

The external voltage reference can be more accurate than the internal reference by using a high-precision source or trimming the source.




Figure 13-8. External Voltage Conversion Result

13.3.5 Differential Sampling

In addition to traditional single-ended sampling, the ADC module supports differential sampling of two analog input channels. To enable differential sampling, software must set the \mathtt{Dn} bit in the **ADCSSCTL0n** register in a step's configuration nibble.

When a sequence step is configured for differential sampling, the input pair to sample must be configured in the **ADCSSMUXn** register. Differential pair 0 samples analog inputs 0 and 1; differential pair 1 samples analog inputs 2 and 3; and so on (see Table 13-4 on page 631). The ADC does not support other differential pairings such as analog input 0 with analog input 3.

Differential Pair	Analog Inputs	
0	0 and 1	
1	2 and 3	
2	4 and 5	
3	6 and 7	
4	8 and 9	
5	10 and 11	
6	12 and 13	
7	14 and 15	

Table 13-4. Differential Sampling Pairs

The voltage sampled in differential mode is the difference between the odd and even channels: ΔV (differential voltage) = V_{IN} (even channel) – V_{IN} ODD (odd channel), therefore:


■ If $\Delta V = 0$, then the conversion result = 0x1FF


- If $\Delta V > 0$, then the conversion result > 0x1FF (range is 0x1FF–0x3FF)
- If $\Delta V < 0$, then the conversion result < 0x1FF (range is 0–0x1FF)

The differential pairs assign polarities to the analog inputs: the even-numbered input is always positive, and the odd-numbered input is always negative. In order for a valid conversion result to appear, the negative input must be in the range of \pm 1.5 V of the positive input. If an analog input is greater than 3 V or less than 0 V (the valid range for analog inputs), the input voltage is clipped, meaning it appears as either 3 V or 0 V , respectively, to the ADC.

Figure 13-9 on page 632 shows an example of the negative input centered at 1.5 V. In this configuration, the differential range spans from -1.5 V to 1.5 V. Figure 13-10 on page 633 shows an example where the negative input is centered at 0.75 V, meaning inputs on the positive input saturate past a differential voltage of -0.75 V because the input voltage is less than 0 V. Figure 13-11 on page 633 shows an example of the negative input centered at 2.25 V, where inputs on the positive channel saturate past a differential voltage of 0.75 V since the input voltage would be greater than 3 V.

Figure 13-9. Differential Sampling Range, $V_{IN_ODD} = 1.5 \text{ V}$









Figure 13-11. Differential Sampling Range, V_{IN_ODD} = 2.25 V



March 19, 2011 633
Texas Instruments-Advance Information

13.3.6 Internal Temperature Sensor

The temperature sensor serves two primary purposes: 1) to notify the system that internal temperature is too high or low for reliable operation and 2) to provide temperature measurements for calibration of the Hibernate module RTC trim value.


The temperature sensor does not have a separate enable, because it also contains the bandgap reference and must always be enabled. The reference is supplied to other analog modules; not just the ADC. In addition, the temperature sensor has a second power-down input in the 3.3 V domain which provides control by the Hibernation module.

The internal temperature sensor provides an analog temperature reading as well as a reference voltage. This reference voltage, *SENSO*, is given by the following equation:

$$SENSO = 2.7 - ((T + 55) / 75)$$

This relation is shown in Figure 13-12 on page 634.

Figure 13-12. Internal Temperature Sensor Characteristic



The temperature sensor reading can be sampled in a sample sequence by setting the ${\tt TSn}$ bit in the **ADCSSCTLn** register. The temperature reading from the temperature sensor can also be given as a function of the ADC value. The following formula calculates temperature (in ${}^{\circ}$) based on the ADC reading:

Temperature =
$$147.5 - ((225 \times ADC) / 1023)$$

13.3.7 Digital Comparator Unit

An ADC is commonly used to sample an external signal and to monitor its value to ensure that it remains in a given range. To automate this monitoring procedure and reduce the amount of processor

overhead that is required, each module provides eight digital comparators. Conversions from the ADC that are sent to the digital comparators are compared against the user programmable limits in the ADC Digital Comparator Range (ADCDCCMPn) registers. If the observed signal moves out of the acceptable range, a processor interrupt can be generated. The digital comparators four operational modes (Once, Always, Hysteresis Once, Hysteresis Always) can be applied to three separate regions (low band, mid band, high band) as defined by the user.

13.3.7.1 Output Functions

ADC conversions can either be stored in the ADC Sample Sequence FIFOs or compared using the digital comparator resources as defined by the SnDCOP bits in the **ADC Sample Sequence n Operation (ADCSSOPn)** register. These selected ADC conversions are used by their respective digital comparator to monitor the external signal. Each comparator has two possible output functions: processor interrupts and triggers.

Each function has its own state machine to track the monitored signal. Even though the interrupt and trigger functions can be enabled individually or both at the same time, the same conversion data is used by each function to determine if the right conditions have been met to assert the associated output.

Interrupts

The digital comparator interrupt function is enabled by setting the CIE bit in the **ADC Digital Comparator Control (ADCDCCTLn)** register. This bit enables the interrupt function state machine to start monitoring the incoming ADC conversions. When the appropriate set of conditions is met, and the DCONSSX bit is set in the **ADCIM** register, an interrupt is sent to the interrupt controller.

13.3.7.2 Operational Modes

Four operational modes are provided to support a broad range of applications and multiple possible signaling requirements: Always, Once, Hysteresis Always, and Hysteresis Once. The operational mode is selected using the CIM field in the **ADCDCCTLn** register.

Always Mode

In the Always operational mode, the associated interrupt or trigger is asserted whenever the ADC conversion value meets its comparison criteria. The result is a string of assertions on the interrupt or trigger while the conversions are within the appropriate range.

Once Mode

In the Once operational mode, the associated interrupt or trigger is asserted whenever the ADC conversion value meets its comparison criteria, and the previous ADC conversion value did not. The result is a single assertion of the interrupt or trigger when the conversions are within the appropriate range.

Hysteresis-Always Mode

The Hysteresis-Always operational mode can only be used in conjunction with the low-band or high-band regions because the mid-band region must be crossed and the opposite region entered to clear the hysteresis condition. In the Hysteresis-Always mode, the associated interrupt or trigger is asserted in the following cases: 1) the ADC conversion value meets its comparison criteria or 2) a previous ADC conversion value has met the comparison criteria, and the hysteresis condition has not been cleared by entering the opposite region. The result is a string of assertions on the interrupt or trigger that continue until the opposite region is entered.

Hysteresis-Once Mode

The Hysteresis-Once operational mode can only be used in conjunction with the low-band or high-band regions because the mid-band region must be crossed and the opposite region entered to clear the hysteresis condition. In the Hysteresis-Once mode, the associated interrupt or trigger is asserted only when the ADC conversion value meets its comparison criteria, the hysteresis condition is clear, and the previous ADC conversion did not meet the comparison criteria. The result is a single assertion on the interrupt or trigger.


13.3.7.3 Function Ranges

The two comparison values, COMPO and COMP1, in the ADC Digital Comparator Range (ADCDCCMPn) register effectively break the conversion area into three distinct regions. These regions are referred to as the low-band (less than or equal to COMPO), mid-band (greater than COMPO but less than or equal to COMP1), and high-band (greater than COMP1) regions. COMPO and COMP1 may be programmed to the same value, effectively creating two regions, but COMP1 must always be greater than or equal to the value of COMPO. A COMP1 value that is less than COMPO generates unpredictable results.

Low-Band Operation

To operate in the low-band region, either the CIC field field in the **ADCDCCTLn** register must be programmed to 0x0. This setting causes interrupts or triggers to be generated in the low-band region as defined by the programmed operational mode. An example of the state of the interrupt/trigger signal in the low-band region for each of the operational modes is shown in Figure 13-13 on page 636. Note that a "0" in a column following the operational mode name (Always, Once, Hysteresis Always, and Hysteresis Once) indicates that the interrupt or trigger signal is de-asserted and a "1" indicates that the signal is asserted.

Figure 13-13. Low-Band Operation (CIC=0x0)



Mid-Band Operation

To operate in the mid-band region, either the CIC field field in the **ADCDCCTLn** register must be programmed to 0x1. This setting causes interrupts or triggers to be generated in the mid-band region according the operation mode. Only the Always and Once operational modes are available in the mid-band region. An example of the state of the interrupt/trigger signal in the mid-band region for each of the allowed operational modes is shown in Figure 13-14 on page 637. Note that a "0" in a column following the operational mode name (Always or Once) indicates that the interrupt or trigger signal is de-asserted and a "1" indicates that the signal is asserted.




Figure 13-14. Mid-Band Operation (CIC=0x1)

High-Band Operation

To operate in the high-band region, either the CIC field field in the **ADCDCCTLn** register must be programmed to 0x3. This setting causes interrupts or triggers to be generated in the high-band region according the operation mode. An example of the state of the interrupt/trigger signal in the high-band region for each of the allowed operational modes is shown in Figure 13-15 on page 638. Note that a "0" in a column following the operational mode name (Always, Once, Hysteresis Always, and Hysteresis Once) indicates that the interrupt or trigger signal is de-asserted and a "1" indicates that the signal is asserted.




Figure 13-15. High-Band Operation (CIC=0x3)

13.4 Initialization and Configuration

In order for the ADC module to be used, the PLL must be enabled and programmed to a supported crystal frequency in the **RCC** register (see page 226). Using unsupported frequencies can cause faulty operation in the ADC module.

13.4.1 Module Initialization

Initialization of the ADC module is a simple process with very few steps: enabling the clock to the ADC, disabling the analog isolation circuit associated with all inputs that are to be used, and reconfiguring the sample sequencer priorities (if needed).

The initialization sequence for the ADC is as follows:

- 1. Enable the ADC clock by using the **RCGC0** register (see page 266).
- **2.** Enable the clock to the appropriate GPIO modules via the **RCGC2** register (see page 283). To find out which GPIO ports to enable, refer to "Signal Description" on page 623.
- 3. Set the GPIO AFSEL bits for the ADC input pins (see page 445). To determine which GPIOs to configure, see Table 23-4 on page 1157.
- **4.** Configure the AINx and VREFA signals to be analog inputs by clearing the corresponding DEN bit in the **GPIO Digital Enable (GPIODEN)** register (see page 456).
- **5.** Disable the analog isolation circuit for all ADC input pins that are to be used by writing a 1 to the appropriate bits of the **GPIOAMSEL** register (see page 461) in the associated GPIO block.

6. If required by the application, reconfigure the sample sequencer priorities in the **ADCSSPRI** register. The default configuration has Sample Sequencer 0 with the highest priority and Sample Sequencer 3 as the lowest priority.

13.4.2 Sample Sequencer Configuration

Configuration of the sample sequencers is slightly more complex than the module initialization because each sample sequencer is completely programmable.

The configuration for each sample sequencer should be as follows:

- Ensure that the sample sequencer is disabled by clearing the corresponding ASENn bit in the ADCACTSS register. Programming of the sample sequencers is allowed without having them enabled. Disabling the sequencer during programming prevents erroneous execution if a trigger event were to occur during the configuration process.
- 2. Configure the trigger event for the sample sequencer in the ADCEMUX register.
- **3.** For each sample in the sample sequence, configure the corresponding input source in the **ADCSSMUXn** register.
- **4.** For each sample in the sample sequence, configure the sample control bits in the corresponding nibble in the **ADCSSCTLn** register. When programming the last nibble, ensure that the END bit is set. Failure to set the END bit causes unpredictable behavior.
- 5. If interrupts are to be used, set the corresponding MASK bit in the ADCIM register.
- **6.** Enable the sample sequencer logic by setting the corresponding ASENn bit in the **ADCACTSS** register.

13.5 Register Map

Table 13-5 on page 639 lists the ADC registers. The offset listed is a hexadecimal increment to the register's address, relative to that ADC module's base address of:

ADC0: 0x4003.8000ADC1: 0x4003.9000

Note that the ADC module clock must be enabled before the registers can be programmed (see page 266). There must be a delay of 3 system clocks after the ADC module clock is enabled before any ADC module registers are accessed.

Table 13-5. ADC Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	ADCACTSS	R/W	0x0000.0000	ADC Active Sample Sequencer	642
0x004	ADCRIS	RO	0x0000.0000	ADC Raw Interrupt Status	643
0x008	ADCIM	R/W	0x0000.0000	ADC Interrupt Mask	645
0x00C	ADCISC	R/W1C	0x0000.0000	ADC Interrupt Status and Clear	647
0x010	ADCOSTAT	R/W1C	0x0000.0000	ADC Overflow Status	650
0x014	ADCEMUX	R/W	0x0000.0000	ADC Event Multiplexer Select	652

Table 13-5. ADC Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x018	ADCUSTAT	R/W1C	0x0000.0000	ADC Underflow Status	657
0x020	ADCSSPRI	R/W	0x0000.3210	ADC Sample Sequencer Priority	658
0x024	ADCSPC	R/W	0x0000.0000	ADC Sample Phase Control	660
0x028	ADCPSSI	R/W	-	ADC Processor Sample Sequence Initiate	662
0x030	ADCSAC	R/W	0x0000.0000	ADC Sample Averaging Control	664
0x034	ADCDCISC	R/W1C	0x0000.0000	ADC Digital Comparator Interrupt Status and Clear	665
0x038	ADCCTL	R/W	0x0000.0000	ADC Control	667
0x040	ADCSSMUX0	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 0	668
0x044	ADCSSCTL0	R/W	0x0000.0000	ADC Sample Sequence Control 0	670
0x048	ADCSSFIFO0	RO	-	ADC Sample Sequence Result FIFO 0	673
0x04C	ADCSSFSTAT0	RO	0x0000.0100	ADC Sample Sequence FIFO 0 Status	674
0x050	ADCSSOP0	R/W	0x0000.0000	ADC Sample Sequence 0 Operation	676
0x054	ADCSSDC0	R/W	0x0000.0000	ADC Sample Sequence 0 Digital Comparator Select	678
0x060	ADCSSMUX1	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 1	680
0x064	ADCSSCTL1	R/W	0x0000.0000	ADC Sample Sequence Control 1	681
0x068	ADCSSFIFO1	RO	-	ADC Sample Sequence Result FIFO 1	673
0x06C	ADCSSFSTAT1	RO	0x0000.0100	ADC Sample Sequence FIFO 1 Status	674
0x070	ADCSSOP1	R/W	0x0000.0000	ADC Sample Sequence 1 Operation	683
0x074	ADCSSDC1	R/W	0x0000.0000	ADC Sample Sequence 1 Digital Comparator Select	684
0x080	ADCSSMUX2	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 2	680
0x084	ADCSSCTL2	R/W	0x0000.0000	ADC Sample Sequence Control 2	681
0x088	ADCSSFIFO2	RO	-	ADC Sample Sequence Result FIFO 2	673
0x08C	ADCSSFSTAT2	RO	0x0000.0100	ADC Sample Sequence FIFO 2 Status	674
0x090	ADCSSOP2	R/W	0x0000.0000	ADC Sample Sequence 2 Operation	683
0x094	ADCSSDC2	R/W	0x0000.0000	ADC Sample Sequence 2 Digital Comparator Select	684
0x0A0	ADCSSMUX3	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 3	686
0x0A4	ADCSSCTL3	R/W	0x0000.0002	ADC Sample Sequence Control 3	687
0x0A8	ADCSSFIFO3	RO	-	ADC Sample Sequence Result FIFO 3	673
0x0AC	ADCSSFSTAT3	RO	0x0000.0100	ADC Sample Sequence FIFO 3 Status	674
0x0B0	ADCSSOP3	R/W	0x0000.0000	ADC Sample Sequence 3 Operation	688
0x0B4	ADCSSDC3	R/W	0x0000.0000	ADC Sample Sequence 3 Digital Comparator Select	689
0xD00	ADCDCRIC	R/W	0x0000.0000	ADC Digital Comparator Reset Initial Conditions	690

Table 13-5. ADC Register Map (continued)

Offset	Name	Type	Reset	Description	See page
0xE00	ADCDCCTL0	R/W	0x0000.0000	ADC Digital Comparator Control 0	695
0xE04	ADCDCCTL1	R/W	0x0000.0000	ADC Digital Comparator Control 1	695
0xE08	ADCDCCTL2	R/W	0x0000.0000	ADC Digital Comparator Control 2	695
0xE0C	ADCDCCTL3	R/W	0x0000.0000	ADC Digital Comparator Control 3	695
0xE10	ADCDCCTL4	R/W	0x0000.0000	ADC Digital Comparator Control 4	695
0xE14	ADCDCCTL5	R/W	0x0000.0000	ADC Digital Comparator Control 5	695
0xE18	ADCDCCTL6	R/W	0x0000.0000	ADC Digital Comparator Control 6	695
0xE1C	ADCDCCTL7	R/W	0x0000.0000	ADC Digital Comparator Control 7	695
0xE40	ADCDCCMP0	R/W	0x0000.0000	ADC Digital Comparator Range 0	697
0xE44	ADCDCCMP1	R/W	0x0000.0000	ADC Digital Comparator Range 1	697
0xE48	ADCDCCMP2	R/W	0x0000.0000	ADC Digital Comparator Range 2	697
0xE4C	ADCDCCMP3	R/W	0x0000.0000	ADC Digital Comparator Range 3	697
0xE50	ADCDCCMP4	R/W	0x0000.0000	ADC Digital Comparator Range 4	697
0xE54	ADCDCCMP5	R/W	0x0000.0000	ADC Digital Comparator Range 5	697
0xE58	ADCDCCMP6	R/W	0x0000.0000	ADC Digital Comparator Range 6	697
0xE5C	ADCDCCMP7	R/W	0x0000.0000	ADC Digital Comparator Range 7	697

13.6 Register Descriptions

The remainder of this section lists and describes the ADC registers, in numerical order by address offset.


Register 1: ADC Active Sample Sequencer (ADCACTSS), offset 0x000

This register controls the activation of the sample sequencers. Each sample sequencer can be enabled or disabled independently.

ADC Active Sample Sequencer (ADCACTSS)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x000

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	ASEN3	R/W	0	ADC SS3 Enable
				Value Description Sample Sequencer 3 is enabled. Sample Sequencer 3 is disabled.
2	ASEN2	R/W	0	ADC SS2 Enable
				Value Description Sample Sequencer 2 is enabled. Sample Sequencer 2 is disabled.
1	ASEN1	R/W	0	ADC SS1 Enable
				Value Description 1 Sample Sequencer 1 is enabled. 0 Sample Sequencer 1 is disabled.
0	ASEN0	R/W	0	ADC SS0 Enable
				Value Description Sample Sequencer 0 is enabled. Sample Sequencer 0 is disabled.

Register 2: ADC Raw Interrupt Status (ADCRIS), offset 0x004

This register shows the status of the raw interrupt signal of each sample sequencer. These bits may be polled by software to look for interrupt conditions without sending the interrupts to the interrupt controller.

ADC Raw Interrupt Status (ADCRIS)

Name

Type


Reset

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000

Offset 0x004

Bit/Field

Type RO, reset 0x0000.0000



Description

		,,		·
31:17	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	INRDC	RO	0	Digital Comparator Raw Interrupt Status
				Value Description
				At least one bit in the ADCDCISC register is set, meaning that a digital comparator interrupt has occurred.
				0 All bits in the ADCDCISC register are clear.
15:4	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	INR3	RO	0	SS3 Raw Interrupt Status
				Value Description
				A sample has completed conversion and the respective ADCSSCTL3 IEn bit is set, enabling a raw interrupt.
				0 An interrupt has not occurred.
				This bit is cleared by writing a 1 to the ${\tt IN3}$ bit in the ADCISC register.
2	INR2	RO	0	SS2 Raw Interrupt Status
				Value Description
				1 A sample has completed conversion and the respective

March 19, 2011 643

0

ADCSSCTL2 IEn bit is set, enabling a raw interrupt.

This bit is cleared by writing a 1 to the IN2 bit in the ADCISC register.

An interrupt has not occurred.

Bit/Field	Name	Туре	Reset	Description
1	INR1	RO	0	SS1 Raw Interrupt Status
				Value Description
				A sample has completed conversion and the respective ADCSSCTL1 IEn bit is set, enabling a raw interrupt.
				0 An interrupt has not occurred.
				This bit is cleared by writing a 1 to the ${\tt IN1}$ bit in the ADCISC register.
0	INR0	RO	0	SS0 Raw Interrupt Status
				Value Description
				A sample has completed conversion and the respective ADCSSCTL0 IEn bit is set, enabling a raw interrupt.
				0 An interrupt has not occurred.
				This bit is cleared by writing a 1 to the TNO bit in the ADCISC register


Register 3: ADC Interrupt Mask (ADCIM), offset 0x008

This register controls whether the sample sequencer and digital comparator raw interrupt signals are sent to the interrupt controller. Each raw interrupt signal can be masked independently. Only a single <code>DCONSSn</code> bit should be set at any given time. Setting more than one of these bits results in the <code>INRDC</code> bit from the **ADCRIS** register being masked, and no interrupt is generated on any of the sample sequencer interrupt lines.

ADC Interrupt Mask (ADCIM)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x008

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description		
31:20	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.		
19	DCONSS3	R/W	0	Digital Comparator Interrupt on SS3		
				Value Description		
				The raw interrupt signal from the digital comparators (INRDC bit in the ADCRIS register) is sent to the interrupt controller on the SS3 interrupt line.		
				O The status of the digital comparators does not affect the SS3 interrupt status.		
18	DCONSS2	R/W	0	Digital Comparator Interrupt on SS2		
				Value Description		
				The raw interrupt signal from the digital comparators (INRDC bit in the ADCRIS register) is sent to the interrupt controller on the SS2 interrupt line.		
				The status of the digital comparators does not affect the SS2 interrupt status.		
17	DCONSS1	R/W	0	Digital Comparator Interrupt on SS1		
				Value Description		

March 19, 2011 645

0

the SS1 interrupt line.

interrupt status.

The raw interrupt signal from the digital comparators (INRDC bit in the **ADCRIS** register) is sent to the interrupt controller on

The status of the digital comparators does not affect the SS1

Bit/Field	Name	Туре	Reset	Description
16	DCONSS0	R/W	0	Digital Comparator Interrupt on SS0
				Value Description
				The raw interrupt signal from the digital comparators (INRDC bit in the ADCRIS register) is sent to the interrupt controller on the SS0 interrupt line.
				The status of the digital comparators does not affect the SS0 interrupt status.
15:4	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	MASK3	R/W	0	SS3 Interrupt Mask
				Value Description
				1 The raw interrupt signal from Sample Sequencer 3 (ADCRIS register INR3 bit) is sent to the interrupt controller.
				The status of Sample Sequencer 3 does not affect the SS3 interrupt status.
2	MASK2	R/W	0	SS2 Interrupt Mask
				Value Description
				1 The raw interrupt signal from Sample Sequencer 2 (ADCRIS register INR2 bit) is sent to the interrupt controller.
				0 The status of Sample Sequencer 2 does not affect the SS2 interrupt status.
1	MASK1	R/W	0	SS1 Interrupt Mask
				Value Description
				1 The raw interrupt signal from Sample Sequencer 1 (ADCRIS register INR1 bit) is sent to the interrupt controller.
				0 The status of Sample Sequencer 1 does not affect the SS1 interrupt status.
0	MASK0	R/W	0	SS0 Interrupt Mask
				Value Description
				1 The raw interrupt signal from Sample Sequencer 0 (ADCRIS register INR0 bit) is sent to the interrupt controller.
				The status of Sample Sequencer 0 does not affect the SS0 interrupt status.

Register 4: ADC Interrupt Status and Clear (ADCISC), offset 0x00C

This register provides the mechanism for clearing sample sequencer interrupt conditions and shows the status of interrupts generated by the sample sequencers and the digital comparators which have been sent to the interrupt controller. When read, each bit field is the logical AND of the respective INR and MASK bits. Sample sequencer interrupts are cleared by writing a 1 to the corresponding bit position. Digital comparator interrupts are cleared by writing a 1 to the appropriate bits in the **ADCDCISC** register. If software is polling the **ADCRIS** instead of generating interrupts, the sample sequence INRn bits are still cleared via the **ADCISC** register, even if the INn bit is not set.

ADC Interrupt Status and Clear (ADCISC)

Name

Type

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x00C

Bit/Field

Type R/W1C, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1			rese	rved	'					DCINSS3	DCINSS2	DCINSS1	DCINSS0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1			rese	rved						IN3	IN2	IN1	IN0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

31:20	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	DCINSS3	RO	0	Digital Comparator Interrupt Status on SS3

Description

Value Description

- Both the INRDC bit in the ADCRIS register and the DCONSS3 bit in the ADCIM register are set, providing a level-base interrupt to the interrupt controller.
- 0 No interrupt has occurred or the interrupt is masked.

This bit is cleared by writing a 1 to it. Clearing this bit also clears the INRDC bit in the **ADCRIS** register.

18 DCINSS2 RO 0 Digital Comparator Interrupt Status on SS2

Reset

Value Description

- Both the INRDC bit in the ADCRIS register and the DCONSS2 bit in the ADCIM register are set, providing a level-base interrupt to the interrupt controller.
- 0 No interrupt has occurred or the interrupt is masked.

This bit is cleared by writing a 1 to it. Clearing this bit also clears the INRDC bit in the **ADCRIS** register.

Bit/Field	Name	Type	Reset	Description
17	DCINSS1	RO	0	Digital Comparator Interrupt Status on SS1
				Value Description
				Both the INRDC bit in the ADCRIS register and the DCONSS1 bit in the ADCIM register are set, providing a level-base interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1 to it. Clearing this bit also clears the INRDC bit in the ADCRIS register.
16	DCINSS0	RO	0	Digital Comparator Interrupt Status on SS0
				Value Description
				Both the INRDC bit in the ADCRIS register and the DCONSS0 bit in the ADCIM register are set, providing a level-base interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1 to it. Clearing this bit also clears the INRDC bit in the ADCRIS register.
15:4	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	IN3	R/W1C	0	SS3 Interrupt Status and Clear
				Value Description
				Both the INR3 bit in the ADCRIS register and the MASK3 bit in the ADCIM register are set, providing a level-based interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt INR3}$ bit in the <code>ADCRIS</code> register.
2	IN2	R/W1C	0	SS2 Interrupt Status and Clear
				Value Description
				1 Both the INR2 bit in the ADCRIS register and the MASK2 bit in the ADCIM register are set, providing a level-based interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt INR2}$ bit in the ADCRIS register.

Bit/Field	Name	Туре	Reset	Description
1	IN1	R/W1C	0	SS1 Interrupt Status and Clear
				Value Description
				1 Both the INR1 bit in the ADCRIS register and the MASK1 bit in the ADCIM register are set, providing a level-based interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt INR1}$ bit in the ADCRIS register.
0	IN0	R/W1C	0	SS0 Interrupt Status and Clear
				Value Description
				1 Both the INRO bit in the ADCRIS register and the MASKO bit in the ADCIM register are set, providing a level-based interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt INR0}$ bit in the ADCRIS register.

Register 5: ADC Overflow Status (ADCOSTAT), offset 0x010


This register indicates overflow conditions in the sample sequencer FIFOs. Once the overflow condition has been handled by software, the condition can be cleared by writing a 1 to the corresponding bit position.

ADC Overflow Status (ADCOSTAT)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000

Offset 0x010

Type R/W1C, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	OV3	R/W1C	0	SS3 FIFO Overflow
				Value Description The FIFO for Sample Sequencer 3 has hit an overflow condition, meaning that the FIFO is full and a write was requested. When an overflow is detected, the most recent write is dropped. The FIFO has not overflowed. This bit is cleared by writing a 1.
2	OV2	R/W1C	0	SS2 FIFO Overflow Value Description 1 The FIFO for Sample Sequencer 2 has hit an overflow condition, meaning that the FIFO is full and a write was requested. When an overflow is detected, the most recent write is dropped. O The FIFO has not overflowed. This bit is cleared by writing a 1.
1	OV1	R/W1C	0	SS1 FIFO Overflow Value Description 1 The FIFO for Sample Sequencer 1 has hit an overflow condition,

650 March 19, 2011

0

meaning that the FIFO is full and a write was requested. When an overflow is detected, the most recent write is dropped.

The FIFO has not overflowed.

This bit is cleared by writing a 1.

Bit/Field	Name	Туре	Reset	Description			
0	OV0	R/W1C	0	SS0 FIFO Overflow			
				Value Description			
				1 The FIFO for Sample Sequencer 0 has hit an overflow condition, meaning that the FIFO is full and a write was requested. When an overflow is detected, the most recent write is dropped.			
				0 The FIFO has not overflowed.			
				This bit is cleared by writing a 1.			

March 19, 2011 651

Register 6: ADC Event Multiplexer Select (ADCEMUX), offset 0x014

The **ADCEMUX** selects the event (trigger) that initiates sampling for each sample sequencer. Each sample sequencer can be configured with a unique trigger source.


ADC Event Multiplexer Select (ADCEMUX)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000

Offset 0x014

31:16

Type R/W, reset 0x0000.0000



Bit/Field Name Type Reset Description

reserved

RO

0x0000

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description	on	
15:12	EM3	R/W	0x0	SS3 Trigger Select This field selects the trigger source for Sample Sequencer 3. The valid configurations for this field are:		
				Value	Event	
				0x0		or (default) er is initiated by setting the SSn bit in the ADCPSSI
				0x1	This trigge	comparator 0 er is configured by the Analog Comparator Control L0) register (page 1134).
				0x2	This trigge	comparator 1 er is configured by the Analog Comparator Control L1) register (page 1134).
				0x3	This trigge	comparator 2 er is configured by the Analog Comparator Control L2) register (page 1134).
				0x4	This trigg	(GPIO PB4) ler is connected to the GPIO interrupt for PB4 (see gger Source" on page 429).
					Note:	PB4 can be used to trigger the ADC. However, the PB4/AIN10 pin cannot be used as both a GPIO and an analog input.
				0x5		n, the trigger must be enabled with the TnOTE bit TMCTL register (page 571).
				0x6	reserved	
				0x7	reserved	
				0x8	reserved	
				0x9	reserved	
					reserved	
				0xF	Always (c	continuously sample)

Bit/Field	Name	Туре	Reset	Description	on	
11:8	EM2	R/W	0x0	SS2 Trigger Select This field selects the trigger source for Sample Sequencer 2. The valid configurations for this field are:		
				Value	Event	
				0x0		or (default) er is initiated by setting the SSn bit in the ADCPSSI
				0x1	This trigge	comparator 0 er is configured by the Analog Comparator Control L0) register (page 1134).
				0x2	This trigge	comparator 1 er is configured by the Analog Comparator Control L1) register (page 1134).
				0x3	This trigge	comparator 2 er is configured by the Analog Comparator Control L2) register (page 1134).
				0x4	This trigg	(GPIO PB4) ler is connected to the GPIO interrupt for PB4 (see gger Source" on page 429).
					Note:	PB4 can be used to trigger the ADC. However, the PB4/AIN10 pin cannot be used as both a GPIO and an analog input.
				0x5		n, the trigger must be enabled with the TnOTE bit 'TMCTL register (page 571).
				0x6	reserved	
				0x7	reserved	
				8x0	reserved	
				0x9	reserved	
					reserved	
				0xF	Always (c	continuously sample)

Bit/Field	Name	Туре	Reset	Description	on	
7:4	EM1	R/W	0x0	SS1 Trigger Select This field selects the trigger source for Sample Sequencer 1. The valid configurations for this field are:		
				Value	Event	
				0x0		or (default) er is initiated by setting the SSn bit in the ADCPSSI
				0x1	This trigge	omparator 0 er is configured by the Analog Comparator Control L0) register (page 1134).
				0x2	This trigge	omparator 1 er is configured by the Analog Comparator Control L1) register (page 1134).
				0x3	This trigge	omparator 2 er is configured by the Analog Comparator Control L2) register (page 1134).
				0x4	This trigg	(GPIO PB4) er is connected to the GPIO interrupt for PB4 (see gger Source" on page 429).
					Note:	PB4 can be used to trigger the ADC. However, the PB4/AIN10 pin cannot be used as both a GPIO and an analog input.
				0x5		n, the trigger must be enabled with the TnOTE bit TMCTL register (page 571).
				0x6	reserved	
				0x7	reserved	
				8x0	reserved	
				0x9	reserved	
					reserved	
				0xF	Always (c	continuously sample)

Bit/Field	Name	Туре	Reset	Description			
3:0	EM0	R/W	0x0	SS0 Trigger Select This field selects the trigger source for Sample Sequencer 0 The valid configurations for this field are:		e trigger source for Sample Sequencer 0	
				Value	Event		
				0x0		or (default) er is initiated by setting the SSn bit in the ADCPSSI	
				0x1	This trigg	Comparator 0 er is configured by the Analog Comparator Control L0) register (page 1134).	
				0x2	This trigg	Comparator 1 er is configured by the Analog Comparator Control L1) register (page 1134).	
				0x3	This trigg	Comparator 2 er is configured by the Analog Comparator Control L2) register (page 1134).	
				0x4	This trigg	(GPIO PB4) ger is connected to the GPIO interrupt for PB4 (see gger Source" on page 429).	
					Note:	PB4 can be used to trigger the ADC. However, the PB4/AIN10 pin cannot be used as both a GPIO and an analog input.	
				0x5		on, the trigger must be enabled with the TnOTE bit PTMCTL register (page 571).	
				0x6	reserved		
				0x7	reserved		
				8x0	reserved		
				0x9	reserved		
					reserved		
				0xF	Always (continuously sample)	

Register 7: ADC Underflow Status (ADCUSTAT), offset 0x018

This register indicates underflow conditions in the sample sequencer FIFOs. The corresponding underflow condition is cleared by writing a 1 to the relevant bit position.

ADC Underflow Status (ADCUSTAT)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x018 Type R/W1C, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'		1	1			, ,	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'		1	1		re	eserved						UV3	UV2	UV1	UV0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:4		reser	ved	R	0	0x0000.000	com	patibility	ould not out out out out out out out out out o	ıre produ	ucts, the	value of	a reserv		
	3		UV	3	R/M	/1C	0	The		nderflow nfiguratio 1.		is field ar	e shown	below. T	his bit is	cleared
								Valı	ue Desc	ription						
								1	cond requ	FIFO for ition, me ested. Th ers, and	aning th	at the FI ematic re	FO is en	npty and	a read v	vas
								0	The I	FIFO has	not und	derflowed	d.			
	2		UV	2	R/M	/1C	0	The	valid co	nderflow nfiguration		he same	e as thos	e for the	UV3 field	d. This
	1		UV	1	R/M	/1C	0	The	valid co	nderflow nfiguration I by writir		he same	as thos	e for the	UV3 field	d. This
	0		UV	0	R/W	/1C	0	SSO	FIFO U	nderflow						

bit is cleared by writing a 1.

The valid configurations are the same as those for the ${\tt UV3}$ field. This

Register 8: ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020


This register sets the priority for each of the sample sequencers. Out of reset, Sequencer 0 has the highest priority, and Sequencer 3 has the lowest priority. When reconfiguring sequence priorities, each sequence must have a unique priority for the ADC to operate properly.

ADC Sample Sequencer Priority (ADCSSPRI)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000

Offset 0x020

Type R/W, reset 0x0000.3210



Bit/Field	Name	Туре	Reset	Description
31:14	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13:12	SS3	R/W	0x3	SS3 Priority This field contains a binary-encoded value that specifies the priority encoding of Sample Sequencer 3. A priority encoding of 0x0 is highest and 0x3 is lowest. The priorities assigned to the sequencers must be uniquely mapped. The ADC may not operate properly if two or more fields are equal.
11:10	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9:8	SS2	R/W	0x2	SS2 Priority This field contains a binary-encoded value that specifies the priority encoding of Sample Sequencer 2. A priority encoding of 0x0 is highest and 0x3 is lowest. The priorities assigned to the sequencers must be uniquely mapped. The ADC may not operate properly if two or more fields are equal.
7:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:4	SS1	R/W	0x1	SS1 Priority This field contains a binary-encoded value that specifies the priority encoding of Sample Sequencer 1. A priority encoding of 0x0 is highest and 0x3 is lowest. The priorities assigned to the sequencers must be uniquely mapped. The ADC may not operate properly if two or more fields are equal.
3:2	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Type	Reset	Description
1:0	SS0	R/W	0x0	SS0 Priority This field contains a binary-encoded value that specifies the priority encoding of Sample Sequencer 0. A priority encoding of 0x0 is highest and 0x3 is lowest. The priorities assigned to the sequencers must be uniquely mapped. The ADC may not operate properly if two or more fields are equal.


Register 9: ADC Sample Phase Control (ADCSPC), offset 0x024

This register allows the ADC module to sample at one of 16 different discrete phases from 0.0° through 337.5°. For example, the sample rate could be effectively doubled by sampling a signal using one ADC module configured with the standard sample time and the second ADC module configured with a 180.0° phase lag.

Note: Care should be taken when the PHASE field is non-zero, as the resulting delay in sampling the AINx input may result in undesirable system consequences. The time from ADC trigger to sample is increased and could make the response time longer than anticipated. The added latency could have ramifications in the system design. Designers should carefully consider the impact of this delay.

ADC Sample Phase Control (ADCSPC)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x024



Description

 Bit/Field
 Name
 Type
 Reset

 31:4
 reserved
 RO
 0x0000.000

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
3:0	PHASE	R/W	0x0	Phase Difference This field selects the sample phase difference from the standard sample time.
				Value Description
				0x0 ADC sample lags by 0.0°
				0x1 ADC sample lags by 22.5°
				0x2 ADC sample lags by 45.0°
				0x3 ADC sample lags by 67.5°
				0x4 ADC sample lags by 90.0°
				0x5 ADC sample lags by 112.5°
				0x6 ADC sample lags by 135.0°
				0x7 ADC sample lags by 157.5°
				0x8 ADC sample lags by 180.0°
				0x9 ADC sample lags by 202.5°
				0xA ADC sample lags by 225.0°
				0xB ADC sample lags by 247.5°
				0xC ADC sample lags by 270.0°
				0xD ADC sample lags by 292.5°
				0xE ADC sample lags by 315.0°
				0xF ADC sample lags by 337.5°


Register 10: ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028

This register provides a mechanism for application software to initiate sampling in the sample sequencers. Sample sequences can be initiated individually or in any combination. When multiple sequences are triggered simultaneously, the priority encodings in **ADCSSPRI** dictate execution order.

This register also provides a means to configure and then initiate concurrent sampling on all ADC modules. To do this, the first ADC module should be configured. The **ADCPSSI** register for that module should then be written. The appropriate SS bits should be set along with the SYNCWAIT bit. Additional ADC modules should then be configured following the same procedure. Once the final ADC module is configured, its **ADCPSSI** register should be written with the appropriate SS bits set along with the GSYNC bit. All of the ADC modules then begin concurrent sampling according to their configuration.

ADC Processor Sample Sequence Initiate (ADCPSSI)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x028 Type R/W, reset -



Bit/Field	Name	Туре	Reset	Description
31	GSYNC	R/W	0	Global Synchronize
				Value Description
				This bit initiates sampling in multiple ADC modules at the same time. Any ADC module that has been initialized by setting an SSn bit and the SYNCWAIT bit starts sampling once this bit is written.
				O This bit is cleared once sampling has been initiated.
30:28	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
27	SYNCWAIT	R/W	0	Synchronize Wait
				Value Description
				This bit allows the sample sequences to be initiated, but delays sampling until the GSYNC bit is set.
				O Sampling begins when a sample sequence has been initiated.
26:4	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
3	SS3	WO	-	SS3 Initiate
				Value Description
				Begin sampling on Sample Sequencer 3, if the sequencer is enabled in the ADCACTSS register.
				0 No effect.
				Only a write by software is valid; a read of this register returns no meaningful data.
2	SS2	WO	-	SS2 Initiate
				Value Description
				Begin sampling on Sample Sequencer 2, if the sequencer is enabled in the ADCACTSS register.
				0 No effect.
				Only a write by software is valid; a read of this register returns no meaningful data.
1	SS1	WO	-	SS1 Initiate
				Value Description
				Begin sampling on Sample Sequencer 1, if the sequencer is enabled in the ADCACTSS register.
				0 No effect.
				Only a write by software is valid; a read of this register returns no meaningful data.
0	SS0	WO	-	SS0 Initiate
				Value Description
				Begin sampling on Sample Sequencer 0, if the sequencer is enabled in the ADCACTSS register.
				0 No effect.
				Only a write by software is valid; a read of this register returns no meaningful data.

March 19, 2011 663


Register 11: ADC Sample Averaging Control (ADCSAC), offset 0x030

This register controls the amount of hardware averaging applied to conversion results. The final conversion result stored in the FIFO is averaged from 2 AVG consecutive ADC samples at the specified ADC speed. If AVG is 0, the sample is passed directly through without any averaging. If AVG=6, then 64 consecutive ADC samples are averaged to generate one result in the sequencer FIFO. An AVG=7 provides unpredictable results.

ADC Sample Averaging Control (ADCSAC)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x030

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2:0	AVG	R/W	0x0	Hardware Averaging Control

Specifies the amount of hardware averaging that will be applied to ADC samples. The AVG field can be any value between 0 and 6. Entering a value of 7 creates unpredictable results.


Value Description 0x0 No hardware oversampling 0x1 2x hardware oversampling 0x2 4x hardware oversampling 0x3 8x hardware oversampling 16x hardware oversampling 0x4 0x5 32x hardware oversampling 0x6 64x hardware oversampling 0x7 reserved

Register 12: ADC Digital Comparator Interrupt Status and Clear (ADCDCISC), offset 0x034

This register provides status and acknowledgement of digital comparator interrupts. One bit is provided for each comparator.

ADC Digital Comparator Interrupt Status and Clear (ADCDCISC)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x034 Type R/W1C, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	DCINT7	R/W1C	0	Digital Comparator 7 Interrupt Status and Clear Value Description 1 Digital Comparator 7 has generated an interrupt. 0 No interrupt. This bit is cleared by writing a 1.
6	DCINT6	R/W1C	0	Digital Comparator 6 Interrupt Status and Clear Value Description 1 Digital Comparator 6 has generated an interrupt. 0 No interrupt. This bit is cleared by writing a 1.
5	DCINT5	R/W1C	0	Digital Comparator 5 Interrupt Status and Clear Value Description 1 Digital Comparator 5 has generated an interrupt. 0 No interrupt.

March 19, 2011 665

This bit is cleared by writing a 1.

Bit/Field	Name	Туре	Reset	Description
4	DCINT4	R/W1C	0	Digital Comparator 4 Interrupt Status and Clear
				Value Description 1 Digital Comparator 4 has generated an interrupt. 0 No interrupt.
				This bit is cleared by writing a 1.
3	DCINT3	R/W1C	0	Digital Comparator 3 Interrupt Status and Clear
				Value Description 1 Digital Comparator 3 has generated an interrupt. 0 No interrupt.
				This bit is cleared by writing a 1.
2	DCINT2	R/W1C	0	Digital Comparator 2 Interrupt Status and Clear
				Value Description 1 Digital Comparator 2 has generated an interrupt. 0 No interrupt.
				This bit is cleared by writing a 1.
1	DCINT1	R/W1C	0	Digital Comparator 1 Interrupt Status and Clear
				Value Description 1 Digital Comparator 1 has generated an interrupt. 0 No interrupt.
				This bit is cleared by writing a 1.
0	DCINT0	R/W1C	0	Digital Comparator 0 Interrupt Status and Clear
				Value Description 1 Digital Comparator 0 has generated an interrupt. 0 No interrupt.
				This bit is cleared by writing a 1.


Register 13: ADC Control (ADCCTL), offset 0x038

This register configures the voltage reference. The voltage reference for the conversion can be the internal 3.0-V reference or an external voltage reference in the range of 2.4 V to 3.06 V.

ADC Control (ADCCTL)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x038

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	VREF	R/W	0	Voltage Reference Select

Value Description

- 1 The external VREFA input is the voltage reference.
- 0 The internal reference as the voltage reference.

Register 14: ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 0. This register is 32 bits wide and contains information for eight possible samples.

ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x040

Offset 0x040
Type R/W, reset 0x0000.0000

Type	R/W, rese	et 0x0000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'	ML	JX7	1		MUX6			MUX5			MUX4				
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Neset			13	12	11	10	9		7	6	5	4	3	2		0
	15	14 MI	JX3	12	<u>''</u>	1	T UX2	8	<u> </u>	Г	ъ JX1	1 4		I MU	1 I	
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field Name		Ту	ре	Reset	Des	Description									
	31:28		MUX7 R/W		0x0	The with sam the	8th Sample Input Select The MUX7 field is used during the eighth sample of a sequence e with the sample sequencer. It specifies which of the analog inp sampled for the analog-to-digital conversion. The value set here i the corresponding pin, for example, a value of 0x1 indicates th is AIN1.						outs is ndicates			
	27:24		MUX	K 6	R/W (0x0	The exe	7th Sample Input Select The $\mathtt{MUX6}$ field is used during the seventh sample of a sequence executed with the sample sequencer. It specifies which of the anal inputs is sampled for the analog-to-digital conversion.							
	23:20		MUX	K 5	R/	R/W		The with	6th Sample Input Select The MUX5 field is used during the sixth sample of a sequence with the sample sequencer. It specifies which of the analog sampled for the analog-to-digital conversion.							
	19:16		MUX	K 4	R/W		0x0	The with	Sample Input Select MUX4 field is used during the fifth sample of a the sample sequencer. It specifies which of the spled for the analog-to-digital conversion.					•		
	15:12		MUX	K 3	R/	R/W 0x0		The with	4th Sample Input Select The MUX3 field is used during the fourth sample of a with the sample sequencer. It specifies which of the sampled for the analog-to-digital conversion.				•			
	11:8		MUX	K 2	R/	W	0x0	The with	MUX2 fie	nple sequ	ed during uencer. I	•	s which	of a seq		

Bit/Field	Name	Type	Reset	Description
7:4	MUX1	R/W	0x0	2nd Sample Input Select The MUX1 field is used during the second sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.
3:0	MUX0	R/W	0x0	1st Sample Input Select The MUX0 field is used during the first sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.

Register 15: ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044

This register contains the configuration information for each sample for a sequence executed with a sample sequencer. When configuring a sample sequence, the END bit must be set for the final sample, whether it be after the first sample, eighth sample, or any sample in between. This register is 32 bits wide and contains information for eight possible samples.

ADC Sample Sequence Control 0 (ADCSSCTL0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x044

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	TS7	IE7	END7	D7	TS6	IE6	END6	D6	TS5	IE5	END5	D5	TS4	IE4	END4	D4	
Type .	R/W	R/W	R/W	R/W													
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0	
Туре	R/W	R/W	R/W	R/W													
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit/Field	Name	Туре	Reset	Description
31	TS7	R/W	0	8th Sample Temp Sensor Select
				Value Description
				1 The temperature sensor is read during the eighth sample of the sample sequence.
				The input pin specified by the ADCSSMUXn register is read during the eighth sample of the sample sequence.
30	IE7	R/W	0	8th Sample Interrupt Enable
				Value Description
				The raw interrupt signal (INR0 bit) is asserted at the end of the eighth sample's conversion. If the MASK0 bit in the ADCIM register is set, the interrupt is promoted to the interrupt controller.
				0 The raw interrupt is not asserted to the interrupt controller.
				It is legal to have multiple samples within a sequence generate interrupts.
29	END7	R/W	0	8th Sample is End of Sequence
				Value Description

Value Description

- The eighth sample is the last sample of the sequence.
- 0 Another sample in the sequence is the final sample.

It is possible to end the sequence on any sample position. Software must set an \mathtt{ENDn} bit somewhere within the sequence. Samples defined after the sample containing a set \mathtt{ENDn} bit are not requested for conversion even though the fields may be non-zero.

Bit/Field	Name	Туре	Reset	Description
28	D7	R/W	0	8th Sample Diff Input Select
				Value Description
				The analog input is differentially sampled. The corresponding ADCSSMUXn nibble must be set to the pair number "i", where the paired inputs are "2i and 2i+1".
				The analog inputs are not differentially sampled.
				Because the temperature sensor does not have a differential option, this bit must not be set when the TS7 bit is set.
27	TS6	R/W	0	7th Sample Temp Sensor Select Same definition as TS7 but used during the seventh sample.
26	IE6	R/W	0	7th Sample Interrupt Enable Same definition as IE7 but used during the seventh sample.
25	END6	R/W	0	7th Sample is End of Sequence Same definition as END7 but used during the seventh sample.
24	D6	R/W	0	7th Sample Diff Input Select Same definition as D7 but used during the seventh sample.
23	TS5	R/W	0	6th Sample Temp Sensor Select Same definition as TS7 but used during the sixth sample.
22	IE5	R/W	0	6th Sample Interrupt Enable Same definition as IE7 but used during the sixth sample.
21	END5	R/W	0	6th Sample is End of Sequence Same definition as END7 but used during the sixth sample.
20	D5	R/W	0	6th Sample Diff Input Select Same definition as D7 but used during the sixth sample.
19	TS4	R/W	0	5th Sample Temp Sensor Select Same definition as ${\tt TS7}$ but used during the fifth sample.
18	IE4	R/W	0	5th Sample Interrupt Enable Same definition as IE7 but used during the fifth sample.
17	END4	R/W	0	5th Sample is End of Sequence Same definition as END7 but used during the fifth sample.
16	D4	R/W	0	5th Sample Diff Input Select Same definition as D7 but used during the fifth sample.
15	TS3	R/W	0	4th Sample Temp Sensor Select Same definition as TS7 but used during the fourth sample.
14	IE3	R/W	0	4th Sample Interrupt Enable Same definition as IE7 but used during the fourth sample.
13	END3	R/W	0	4th Sample is End of Sequence Same definition as END7 but used during the fourth sample.

Bit/Field	Name	Туре	Reset	Description
12	D3	R/W	0	4th Sample Diff Input Select Same definition as D7 but used during the fourth sample.
11	TS2	R/W	0	3rd Sample Temp Sensor Select Same definition as TS7 but used during the third sample.
10	IE2	R/W	0	3rd Sample Interrupt Enable Same definition as IE7 but used during the third sample.
9	END2	R/W	0	3rd Sample is End of Sequence Same definition as END7 but used during the third sample.
8	D2	R/W	0	3rd Sample Diff Input Select Same definition as D7 but used during the third sample.
7	TS1	R/W	0	2nd Sample Temp Sensor Select Same definition as TS7 but used during the second sample.
6	IE1	R/W	0	2nd Sample Interrupt Enable Same definition as IE7 but used during the second sample.
5	END1	R/W	0	2nd Sample is End of Sequence Same definition as END7 but used during the second sample.
4	D1	R/W	0	2nd Sample Diff Input Select Same definition as D7 but used during the second sample.
3	TS0	R/W	0	1st Sample Temp Sensor Select Same definition as TS7 but used during the first sample.
2	IE0	R/W	0	1st Sample Interrupt Enable Same definition as IE7 but used during the first sample.
1	END0	R/W	0	1st Sample is End of Sequence Same definition as END7 but used during the first sample.
0	D0	R/W	0	1st Sample Diff Input Select Same definition as D7 but used during the first sample.


Register 16: ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048 Register 17: ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068 Register 18: ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088 Register 19: ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8

Important: This register is read-sensitive. See the register description for details.

This register contains the conversion results for samples collected with the sample sequencer (the ADCSSFIFO0 register is used for Sample Sequencer 0, ADCSSFIFO1 for Sequencer 1, ADCSSFIFO2 for Sequencer 2, and ADCSSFIFO3 for Sequencer 3). Reads of this register return conversion result data in the order sample 0, sample 1, and so on, until the FIFO is empty. If the FIFO is not properly handled by software, overflow and underflow conditions are registered in the ADCOSTAT and ADCUSTAT registers.

ADC Sample Sequence Result FIFO n (ADCSSFIFOn)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x048 Type RO, reset -



Bit/Field	Name	Type	Reset	Description
31:10	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9:0	DATA	RO	-	Conversion Result Data

Register 20: ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C

Register 21: ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C

Register 22: ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C

Register 23: ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC

This register provides a window into the sample sequencer, providing full/empty status information as well as the positions of the head and tail pointers. The reset value of 0x100 indicates an empty FIFO with the head and tail pointers both pointing to index 0. The **ADCSSFSTAT0** register provides status on FIFO0, which has 8 entries; **ADCSSFSTAT1** on FIFO1, which has 4 entries;

ADCSSFSTAT2 on FIFO2, which has 4 entries; and **ADCSSFSTAT3** on FIFO3 which has a single entry.

ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x04C Type RO, reset 0x0000.0100

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		•		, ,		rese	rved							,
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved	l	FULL		reserved		EMPTY		HP	TR		'	TP	TR	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0							

Bit/Field	Name	Туре	Reset	Description
31:13	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	FULL	RO	0	FIFO Full
				Value Description 1 The FIFO is currently full. 0 The FIFO is not currently full.
11:9	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	EMPTY	RO	1	FIFO Empty
				Value Description 1 The FIFO is currently empty.

0

The FIFO is not currently empty.

Bit/Field	Name	Type	Reset	Description
7:4	HPTR	RO	0x0	FIFO Head Pointer This field contains the current "head" pointer index for the FIFO, that is, the next entry to be written. Valid values are 0x0 - 0x7 for FIFO0; 0x0 - 0x3 for FIFO1 and FIFO2; and 0x0 for FIFO3.
3:0	TPTR	RO	0x0	FIFO Tail Pointer This field contains the current "tail" pointer index for the FIFO, that is, the next entry to be read. Valid values are 0x0 - 0x7 for FIFO0; 0x0 - 0x3 for FIFO1 and FIFO2; and 0x0 for FIFO3.

Register 24: ADC Sample Sequence 0 Operation (ADCSSOP0), offset 0x050

This register determines whether the sample from the given conversion on Sample Sequence 0 is saved in the Sample Sequence FIFO0 or sent to the digital comparator unit.

ADC Sample Sequence 0 Operation (ADCSSOP0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x050

Type R/W, reset 0x0000.0000

1,700	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		reserved		S7DCOP		reserved		S6DCOP		reserved		S5DCOP		reserved		S4DCOP
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		S3DCOP		reserved		S2DCOP		reserved		S1DCOP		reserved		SODCOP
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
В	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:29		reser	ved	R	0	0x0	com	patibility	with futu	re prod		value of	erved bit. f a reserve on.		
	28		S7DC	OP	R/	W	0	Sam	ple 7 Di	gital Com	parato	Operation	n			
								Valu	ue Desc	cription						
								1	by th		EL bit ir	the ADC		comparato O register,		
								0	The	eighth sa	mple is	saved in	Sample	Sequenc	e FIFC	00.
	27:25		reser	ved	R	0	0x0	com	patibility	with futu	re prod		value of	erved bit. f a reserve on.		
	24		S6DC	OP	R/	W	0					Operation		ne seventi	h samp	ole.
	23:21		reser	ved	R	0	0x0	com	patibility	with futu	re prod		value of	erved bit. f a reserve on.		
	20		S5DC	OP	R/	W	0			-		Operation		ne sixth sa	ample.	
	19:17		reser	ved	R	0	0x0	com	patibility	with futu	re prod		value of	erved bit. f a reserve on.		
	16		S4DC	OP	R/	W	0		•	-	•	Operation		ne fifth sa	mple.	
	15:13		reser	ved	R	0	0x0	com	patibility	with futu	re prod		value of	erved bit. f a reserve on.		

Bit/Field	Name	Туре	Reset	Description
12	S3DCOP	R/W	0	Sample 3 Digital Comparator Operation Same definition as S7DCOP but used during the fourth sample.
11:9	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	S2DCOP	R/W	0	Sample 2 Digital Comparator Operation Same definition as S7DCOP but used during the third sample.
7:5	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	S1DCOP	R/W	0	Sample 1 Digital Comparator Operation Same definition as S7DCOP but used during the second sample.
3:1	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	SODCOP	R/W	0	Sample 0 Digital Comparator Operation Same definition as S7DCOP but used during the first sample.

Register 25: ADC Sample Sequence 0 Digital Comparator Select (ADCSSDC0), offset 0x054

This register determines which digital comparator receives the sample from the given conversion on Sample Sequence 0, if the corresponding SnDCOP bit in the **ADCSSOP0** register is set.

ADC Sample Sequence 0 Digital Comparator Select (ADCSSDC0)

Name

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x054

Bit/Field

Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		S7DC	CSEL			S6D0	CSEL			S5DC	CSEL			S4D0	CSEL	
Type •	R/W	R/W	R/W	R/W												
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		S3DC	CSEL			S2D0	CSEL			S1D0	CSEL			SODO	SEL	
Туре	R/W	R/W	R/W	R/W												
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Description

		,,		·
31:28	S7DCSEL	R/W	0x0	Sample 7 Digital Comparator Select

Reset

Type

When the S7DCOP bit in the **ADCSSOP0** register is set, this field indicates which digital comparator unit (and its associated set of control registers) receives the eighth sample from Sample Sequencer 0.

Note: Values not listed are reserved.

				Value Description
				0x0 Digital Comparator Unit 0 (ADCDCCMP0 and ADCDCCTL0)
				0x1 Digital Comparator Unit 1 (ADCDCCMP1 and ADCDCCTL1)
				0x2 Digital Comparator Unit 2 (ADCDCCMP2 and ADCDCCTL2)
				0x3 Digital Comparator Unit 3 (ADCDCCMP3 and ADCDCCTL3)
				0x4 Digital Comparator Unit 4 (ADCDCCMP4 and ADCDCCTL4)
				0x5 Digital Comparator Unit 5 (ADCDCCMP5 and ADCDCCTL5)
				0x6 Digital Comparator Unit 6 (ADCDCCMP6 and ADCDCCTL6)
				0x7 Digital Comparator Unit 7 (ADCDCCMP7 and ADCDCCTL7)
27:24	S6DCSEL	R/W	0x0	Sample 6 Digital Comparator Select This field has the same encodings as S7DCSEL but is used during the seventh sample.
23:20	S5DCSEL	R/W	0x0	Sample 5 Digital Comparator Select This field has the same encodings as ${\tt S7DCSEL}$ but is used during the sixth sample.
19:16	S4DCSEL	R/W	0x0	Sample 4 Digital Comparator Select This field has the same encodings as S7DCSEL but is used during the fifth sample.
15:12	S3DCSEL	R/W	0x0	Sample 3 Digital Comparator Select This field has the same encodings as S7DCSEL but is used during the

fourth sample.

Bit/Field	Name	Туре	Reset	Description
11:8	S2DCSEL	R/W	0x0	Sample 2 Digital Comparator Select This field has the same encodings as ${\tt S7DCSEL}$ but is used during the third sample.
7:4	S1DCSEL	R/W	0x0	Sample 1 Digital Comparator Select This field has the same encodings as S7DCSEL but is used during the second sample.
3:0	SODCSEL	R/W	0x0	Sample 0 Digital Comparator Select This field has the same encodings as S7DCSEL but is used during the first sample.

Register 26: ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060


Register 27: ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 1 or 2. These registers are 16 bits wide and contain information for four possible samples. See the **ADCSSMUX0** register on page 668 for detailed bit descriptions. The **ADCSSMUX1** register affects Sample Sequencer 1 and the **ADCSSMUX2** register affects Sample Sequencer 2.

ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x060

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:12	MUX3	R/W	0x0	4th Sample Input Select
11:8	MUX2	R/W	0x0	3rd Sample Input Select
7:4	MUX1	R/W	0x0	2nd Sample Input Select
3:0	MUX0	R/W	0x0	1st Sample Input Select

Register 28: ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064 Register 29: ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084

These registers contain the configuration information for each sample for a sequence executed with Sample Sequencer 1 or 2. When configuring a sample sequence, the END bit must be set for the final sample, whether it be after the first sample, fourth sample, or any sample in between. These registers are 16-bits wide and contain information for four possible samples. See the **ADCSSCTL0** register on page 670 for detailed bit descriptions. The **ADCSSCTL1** register configures Sample Sequencer 1 and the **ADCSSCTL2** register configures Sample Sequencer 2.

ADC Sample Sequence Control 1 (ADCSSCTL1)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x064 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•				'	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
Type Reset	R/W 0	R/W 0	R/W 0	R/W	R/W 0	R/W	R/W 0	R/W 0	R/W 0	R/W	R/W 0	R/W 0	R/W	R/W	R/W	R/W 0

Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15	TS3	R/W	0	4th Sample Temp Sensor Select Same definition as ${\tt TS7}$ but used during the fourth sample.
14	IE3	R/W	0	4th Sample Interrupt Enable Same definition as IE7 but used during the fourth sample.
13	END3	R/W	0	4th Sample is End of Sequence Same definition as END7 but used during the fourth sample.
12	D3	R/W	0	4th Sample Diff Input Select Same definition as D7 but used during the fourth sample.
11	TS2	R/W	0	3rd Sample Temp Sensor Select Same definition as TS7 but used during the third sample.
10	IE2	R/W	0	3rd Sample Interrupt Enable Same definition as IE7 but used during the third sample.
9	END2	R/W	0	3rd Sample is End of Sequence Same definition as END7 but used during the third sample.
8	D2	R/W	0	3rd Sample Diff Input Select Same definition as D7 but used during the third sample.
7	TS1	R/W	0	2nd Sample Temp Sensor Select Same definition as TS7 but used during the second sample.

Bit/Field	Name	Туре	Reset	Description
6	IE1	R/W	0	2nd Sample Interrupt Enable Same definition as IE7 but used during the second sample.
5	END1	R/W	0	2nd Sample is End of Sequence Same definition as END7 but used during the second sample.
4	D1	R/W	0	2nd Sample Diff Input Select Same definition as D7 but used during the second sample.
3	TS0	R/W	0	1st Sample Temp Sensor Select Same definition as TS7 but used during the first sample.
2	IE0	R/W	0	1st Sample Interrupt Enable Same definition as IE7 but used during the first sample.
1	END0	R/W	0	1st Sample is End of Sequence Same definition as END7 but used during the first sample.
0	D0	R/W	0	1st Sample Diff Input Select Same definition as D7 but used during the first sample.

Register 30: ADC Sample Sequence 1 Operation (ADCSSOP1), offset 0x070 Register 31: ADC Sample Sequence 2 Operation (ADCSSOP2), offset 0x090

This register determines whether the sample from the given conversion on Sample Sequence n is saved in the Sample Sequence n FIFO or sent to the digital comparator unit. The **ADCSSOP1** register controls Sample Sequencer 1 and the **ADCSSOP2** register controls Sample Sequencer 2.

ADC Sample Sequence 1 Operation (ADCSSOP1)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x070

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				' '		'		rese	rved	' '		' '		' '		•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		S3DCOP		reserved		S2DCOP		reserved		S1DCOP		reserved		SODCOP
Type Reset	RO 0	RO 0	RO 0	R/W	RO 0	RO 0	RO 0	R/W	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
110301	J	J	J	J	J	J	J	J	J	J	J	J	J	J	J	U

Bit/Field	Name	Type	Reset	Description
31:13	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	S3DCOP	R/W	0	Sample 3 Digital Comparator Operation
				Value Description
				The fourth sample is sent to the digital comparator unit specified by the S3DCSEL bit in the ADCSSDC0n register, and the value is not written to the FIFO.
				0 The fourth sample is saved in Sample Sequence FIFOn.
11:9	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	S2DCOP	R/W	0	Sample 2 Digital Comparator Operation Same definition as S3DCOP but used during the third sample.
7:5	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	S1DCOP	R/W	0	Sample 1 Digital Comparator Operation Same definition as S3DCOP but used during the second sample.
3:1	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	SODCOP	R/W	0	Sample 0 Digital Comparator Operation Same definition as S3DCOP but used during the first sample.

Register 32: ADC Sample Sequence 1 Digital Comparator Select (ADCSSDC1), offset 0x074

Register 33: ADC Sample Sequence 2 Digital Comparator Select (ADCSSDC2), offset 0x094

These registers determine which digital comparator receives the sample from the given conversion on Sample Sequence n if the corresponding SnDCOP bit in the ADCSSOPn register is set. The ADCSSDC1 register controls the selection for Sample Sequencer 1 and the ADCSSDC2 register controls the selection for Sample Sequencer 2.

ADC Sample Sequence 1 Digital Comparator Select (ADCSSDC1)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x074

11:8

S2DCSEL

R/W

0x0

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	S3DCSEL				'	S2D0	CSEL	ı	'	S1D0	SEL		'	SODO	SEL	'
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:12	S3DCSEL	R/W	0x0	Sample 3 Digital Comparator Select

When the S3DCOP bit in the ADCSSOPn register is set, this field indicates which digital comparator unit (and its associated set of control registers) receives the eighth sample from Sample Sequencer n.

Values not listed are reserved.

Value	Description
0x0	Digital Comparator Unit 0 (ADCDCCMP0 and ADCCCTL0)
0x1	Digital Comparator Unit 1 (ADCDCCMP1 and ADCCCTL1)
0x2	Digital Comparator Unit 2 (ADCDCCMP2 and ADCCCTL2)
0x3	Digital Comparator Unit 3 (ADCDCCMP3 and ADCCCTL3)
0x4	Digital Comparator Unit 4 (ADCDCCMP4 and ADCCCTL4)
0x5	Digital Comparator Unit 5 (ADCDCCMP5 and ADCCCTL5)
0x6	Digital Comparator Unit 6 (ADCDCCMP6 and ADCCCTL6)
0x7	Digital Comparator Unit 7 (ADCDCCMP7 and ADCCCTL7)
Samn	le 2 Digital Comparator Select

Sample 2 Digital Comparator Select This field has the same encodings as S3DCSEL but is used during the third sample.

Bit/Field	Name	Type	Reset	Description
7:4	S1DCSEL	R/W	0x0	Sample 1 Digital Comparator Select This field has the same encodings as S3DCSEL but is used during the second sample.
3:0	SODCSEL	R/W	0x0	Sample 0 Digital Comparator Select This field has the same encodings as S3DCSEL but is used during the first sample.


Register 34: ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0

This register defines the analog input configuration for the sample executed with Sample Sequencer 3. This register is 4 bits wide and contains information for one possible sample. See the **ADCSSMUX0** register on page 668 for detailed bit descriptions.

ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x0A0

Type R/W, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	MUX0	R/W	0	1st Sample Input Select

Register 35: ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4

This register contains the configuration information for a sample executed with Sample Sequencer 3. The ENDO bit is always set as this sequencer can execute only one sample. This register is 4 bits wide and contains information for one possible sample. See the **ADCSSCTLO** register on page 670 for detailed bit descriptions.

ADC Sample Sequence Control 3 (ADCSSCTL3)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x0A4 Type R/W, reset 0x0000.0002



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	TS0	R/W	0	1st Sample Temp Sensor Select Same definition as TS7 but used during the first sample.
2	IE0	R/W	0	1st Sample Interrupt Enable Same definition as IE7 but used during the first sample.
1	END0	R/W	1	1st Sample is End of Sequence Same definition as END7 but used during the first sample. Because this sequencer has only one entry, this bit must be set.
0	D0	R/W	0	1st Sample Diff Input Select Same definition as D7 but used during the first sample.

Register 36: ADC Sample Sequence 3 Operation (ADCSSOP3), offset 0x0B0


This register determines whether the sample from the given conversion on Sample Sequence 3 is saved in the Sample Sequence 3 FIFO or sent to the digital comparator unit.

ADC Sample Sequence 3 Operation (ADCSSOP3)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000

Offset 0x0B0

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	S0DCOP	R/W	0	Sample 0 Digital Comparator Operation

Value Description

- The sample is sent to the digital comparator unit specified by the SODCSEL bit in the ADCSSDC03 register, and the value is not written to the FIFO.
- 0 The sample is saved in Sample Sequence FIFO3.


Register 37: ADC Sample Sequence 3 Digital Comparator Select (ADCSSDC3), offset 0x0B4

This register determines which digital comparator receives the sample from the given conversion on Sample Sequence 3 if the corresponding SnDCOP bit in the **ADCSSOP3** register is set.

ADC Sample Sequence 3 Digital Comparator Select (ADCSSDC3)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x0B4

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	SODCSEL	R/W	0x0	Sample 0 Digital Comparator Select

When the SODCOP bit in the **ADCSSOP3** register is set, this field indicates which digital comparator unit (and its associated set of control registers) receives the sample from Sample Sequencer 3.

Note: Values not listed are reserved.

Value	Description
0x0	Digital Comparator Unit 0 (ADCDCCMP0 and ADCCCTL0)
0x1	Digital Comparator Unit 1 (ADCDCCMP1 and ADCCCTL1)
0x2	Digital Comparator Unit 2 (ADCDCCMP2 and ADCCCTL2)
0x3	Digital Comparator Unit 3 (ADCDCCMP3 and ADCCCTL3)
0x4	Digital Comparator Unit 4 (ADCDCCMP4 and ADCCCTL4)
0x5	Digital Comparator Unit 5 (ADCDCCMP5 and ADCCCTL5)
0x6	Digital Comparator Unit 6 (ADCDCCMP6 and ADCCCTL6)
0x7	Digital Comparator Unit 7 (ADCDCCMP7 and ADCCCTL7)

Register 38: ADC Digital Comparator Reset Initial Conditions (ADCDCRIC), offset 0xD00

This register provides the ability to reset any of the digital comparator interrupt or trigger functions back to their initial conditions. Resetting these functions ensures that the data that is being used by the interrupt and trigger functions in the digital comparator unit is not stale.


ADC Digital Comparator Reset Initial Conditions (ADCDCRIC)

DCTRIG7

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0xD00

23

Type R/W, reset 0x0000.0000



Bit/Field	Name	туре	Reset	Description
31:24	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

0

Value Description

Digital Comparator Trigger 7

 Resets the Digital Comparator 7 trigger unit to its initial conditions.

0 No effect.

When the trigger has been cleared, this bit is automatically cleared. Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used. After setting this bit, software should wait until the bit clears before continuing.

22 DCTRIG6 R/W 0 Digital Comparator Trigger 6

R/W

Value Description

1 Resets the Digital Comparator 6 trigger unit to its initial conditions.

0 No effect.

When the trigger has been cleared, this bit is automatically cleared. Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.

Bit/Field	Name	Туре	Reset	Description
21	DCTRIG5	R/W	0	Digital Comparator Trigger 5
				Value Description
				 Resets the Digital Comparator 5 trigger unit to its initial conditions.
				0 No effect.
				When the trigger has been cleared, this bit is automatically cleared. Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
20	DCTRIG4	R/W	0	Digital Comparator Trigger 4
				Value Description
				1 Resets the Digital Comparator 4 trigger unit to its initial conditions.
				0 No effect.
				When the trigger has been cleared, this bit is automatically cleared. Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
19	DCTRIG3	R/W	0	Digital Comparator Trigger 3
				Value Description
				1 Resets the Digital Comparator 3 trigger unit to its initial conditions.
				0 No effect.
				When the trigger has been cleared, this bit is automatically cleared. Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
18	DCTRIG2	R/W	0	Digital Comparator Trigger 2
				Value Description
				 Resets the Digital Comparator 2 trigger unit to its initial conditions.
				0 No effect.
				When the trigger has been cleared, this bit is automatically cleared. Because the digital comparators use the current and previous ADC

March 19, 2011 691

conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new

sequence so that stale data is not used.

Bit/Field	Name	Туре	Reset	Description
17	DCTRIG1	R/W	0	Digital Comparator Trigger 1
				Value Description
				1 Resets the Digital Comparator 1 trigger unit to its initial conditions.
				0 No effect.
				When the trigger has been cleared, this bit is automatically cleared. Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
16	DCTRIG0	R/W	0	Digital Comparator Trigger 0
				Value Description
				 Resets the Digital Comparator 0 trigger unit to its initial conditions.
				0 No effect.
				When the trigger has been cleared, this bit is automatically cleared. Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
15:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	DCINT7	R/W	0	Digital Comparator Interrupt 7
				Value Description
				1 Resets the Digital Comparator 7 interrupt unit to its initial conditions.
				0 No effect.
				When the interrupt has been cleared, this bit is automatically cleared. Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
6	DCINT6	R/W	0	Digital Comparator Interrupt 6
				Value Description
				1 Resets the Digital Comparator 6 interrupt unit to its initial conditions.
				0 No effect.
				When the interrupt has been cleared, this bit is automatically cleared. Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.

Bit/Field	Name	Туре	Reset	Description
5	DCINT5	R/W	0	Digital Comparator Interrupt 5
				Value Description
				 Resets the Digital Comparator 5 interrupt unit to its initial conditions.
				0 No effect.
				When the interrupt has been cleared, this bit is automatically cleared. Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
4	DCINT4	R/W	0	Digital Comparator Interrupt 4
				Value Description
				 Resets the Digital Comparator 4 interrupt unit to its initial conditions.
				0 No effect.
				When the interrupt has been cleared, this bit is automatically cleared. Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
3	DCINT3	R/W	0	Digital Comparator Interrupt 3
				Value Description
				1 Resets the Digital Comparator 3 interrupt unit to its initial conditions.
				0 No effect.
				When the interrupt has been cleared, this bit is automatically cleared. Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
2	DCINT2	R/W	0	Digital Comparator Interrupt 2
				Value Description
				1 Resets the Digital Comparator 2 interrupt unit to its initial conditions.
				0 No effect.
				When the interrupt has been cleared, this bit is automatically cleared. Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.

March 19, 2011 693

Bit/Field	Name	Туре	Reset	Description
1	DCINT1	R/W	0	Digital Comparator Interrupt 1
				Value Description
				1 Resets the Digital Comparator 1 interrupt unit to its initial conditions.
				0 No effect.
				When the interrupt has been cleared, this bit is automatically cleared. Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
0	DCINT0	R/W	0	Digital Comparator Interrupt 0
				Value Description
				1 Resets the Digital Comparator 0 interrupt unit to its initial conditions.
				0 No effect.
				When the interrupt has been cleared, this bit is automatically cleared.

When the interrupt has been cleared, this bit is automatically cleared. Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.


Register 39: ADC Digital Comparator Control 0 (ADCDCCTL0), offset 0xE00 Register 40: ADC Digital Comparator Control 1 (ADCDCCTL1), offset 0xE04 Register 41: ADC Digital Comparator Control 2 (ADCDCCTL2), offset 0xE08 Register 42: ADC Digital Comparator Control 3 (ADCDCCTL3), offset 0xE0C Register 43: ADC Digital Comparator Control 4 (ADCDCCTL4), offset 0xE10 Register 44: ADC Digital Comparator Control 5 (ADCDCCTL5), offset 0xE14 Register 45: ADC Digital Comparator Control 6 (ADCDCCTL6), offset 0xE18 Register 46: ADC Digital Comparator Control 7 (ADCDCCTL7), offset 0xE1C

This register provides the comparison encodings that generate an interrupt.

ADC Digital Comparator Control 0 (ADCDCCTL0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0xE00

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:5	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	CIE	R/W	0	Comparison Interrupt Enable

Value Description

- 1 Enables the comparison interrupt. The ADC conversion data is used to determine if an interrupt should be generated according to the programming of the CIC and CIM fields.
- 0 Disables the comparison interrupt. ADC conversion data has no effect on interrupt generation.

Bit/Field	Name	Туре	Reset	Description
3:2	CIC	R/W	0x0	Comparison Interrupt Condition This field specifies the operational region in which an interrupt is generated when the ADC conversion data is compared against the values of COMPO and COMP1. The COMPO and COMP1 fields are defined in the ADCDCCMPx registers.
				Value Description
				0x0 Low Band ADC Data < COMP0 ≤ COMP1
				0x1 Mid Band COMP0 ≤ ADC Data < COMP1
				0x2 reserved
				0x3 High Band COMP0 < COMP1 ≤ ADC Data
1:0	CIM	R/W	0x0	Comparison Interrupt Mode This field specifies the mode by which the interrupt comparison is made.
				Value Description
				0x0 Always
				This mode generates an interrupt every time the ADC conversion data falls within the selected operational region.
				Ox1 Once This mode generates an interrupt the first time that the ADC conversion data enters the selected operational region.
				Ox2 Hysteresis Always This mode generates an interrupt when the ADC conversion data falls within the selected operational region and continues to generate the interrupt until the hysteresis condition is cleared by entering the opposite operational region.
				Ox3 Hysteresis Once This mode generates an interrupt the first time that the ADC conversion data falls within the selected operational region. No additional interrupts are generated until the hysteresis condition is cleared by entering the opposite operational region.

Register 47: ADC Digital Comparator Range 0 (ADCDCCMP0), offset 0xE40 Register 48: ADC Digital Comparator Range 1 (ADCDCCMP1), offset 0xE44 Register 49: ADC Digital Comparator Range 2 (ADCDCCMP2), offset 0xE48 Register 50: ADC Digital Comparator Range 3 (ADCDCCMP3), offset 0xE4C Register 51: ADC Digital Comparator Range 4 (ADCDCCMP4), offset 0xE50 Register 52: ADC Digital Comparator Range 5 (ADCDCCMP5), offset 0xE54 Register 53: ADC Digital Comparator Range 6 (ADCDCCMP6), offset 0xE58 Register 54: ADC Digital Comparator Range 7 (ADCDCCMP7), offset 0xE5C

This register defines the comparison values that are used to determine if the ADC conversion data falls in the appropriate operating region.

Note: The value in the COMP1 field must be greater than or equal to the value in the COMP0 field or unexpected results can occur.

ADC Digital Comparator Range 0 (ADCDCCMP0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0xE40 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			rese	rved							COI	MP1	 			
Type	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			rese	rved					ı		COI	мР0	· · · · · · · · · · · · · · · · · · ·			
Type	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:26	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
25:16	COMP1	R/W	0x000	Compare 1 The value in this field is compared against the ADC conversion data. The result of the comparison is used to determine if the data lies within the high-band region. Note that the value of COMP1 must be greater than or equal to the value of COMP0.
15:10	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9:0	COMP0	R/W	0x000	Compare 0 The value in this field is compared against the ADC conversion data.

the low-band region.

The result of the comparison is used to determine if the data lies within

14 Universal Asynchronous Receivers/Transmitters (UARTs)


The Stellaris[®] LM3S9790 controller includes three Universal Asynchronous Receiver/Transmitter (UART) with the following features:

- Programmable baud-rate generator allowing speeds up to 5 Mbps for regular speed (divide by 16) and 10 Mbps for high speed (divide by 8)
- Separate 16x8 transmit (TX) and receive (RX) FIFOs to reduce CPU interrupt service loading
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Standard asynchronous communication bits for start, stop, and parity
- Line-break generation and detection
- Fully programmable serial interface characteristics
 - 5, 6, 7, or 8 data bits
 - Even, odd, stick, or no-parity bit generation/detection
 - 1 or 2 stop bit generation
- IrDA serial-IR (SIR) encoder/decoder providing
 - Programmable use of IrDA Serial Infrared (SIR) or UART input/output
 - Support of IrDA SIR encoder/decoder functions for data rates up to 115.2 Kbps half-duplex
 - Support of normal 3/16 and low-power (1.41-2.23 μs) bit durations
 - Programmable internal clock generator enabling division of reference clock by 1 to 256 for low-power mode bit duration
- Support for communication with ISO 7816 smart cards
- Full modem handshake support (on UART1)
- LIN protocol support
- Standard FIFO-level and End-of-Transmission interrupts
- Efficient transfers using Micro Direct Memory Access Controller (μDMA)
 - Separate channels for transmit and receive
 - Receive single request asserted when data is in the FIFO; burst request asserted at programmed FIFO level

 Transmit single request asserted when there is space in the FIFO; burst request asserted at programmed FIFO level

14.1 Block Diagram

Figure 14-1. UART Module Block Diagram



14.2 Signal Description

Table 14-1 on page 700 and Table 14-2 on page 700 list the external signals of the UART module and describe the function of each. The UART signals are alternate functions for some GPIO signals and default to be GPIO signals at reset, with the exception of the UORX and UOTX pins which default to the UART function. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for these UART signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 445) should be set to choose the UART function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 463) to assign the UART signal to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 421.

Table 14-1. Signals for UART (100LQFP)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
UORx	26	PA0 (1)	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
UOTx	27	PA1 (1)	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
U1CTS	2 10 34	PE6 (9) PD0 (9) PA6 (9)	I	TTL	UART module 1 Clear To Send modem status input signal.
U1DCD	1 11 35	PE7 (9) PD1 (9) PA7 (9)	I	TTL	UART module 1 Data Carrier Detect modem status input signal.
U1DSR	47	PF0 (9)	I	TTL	UART module 1 Data Set Ready modem output control line.
U1DTR	100	PD7 (9)	0	TTL	UART module 1 Data Terminal Ready modem status input signal.
UlRI	97	PD4 (9)	I	TTL	UART module 1 Ring Indicator modem status input signal.
U1RTS	61	PF1 (9)	0	TTL	UART module 1 Request to Send modem output control line.
Ulrx	10 12 23 26 66 92	PD0 (5) PD2 (1) PC6 (5) PA0 (9) PB0 (5) PB4 (7)	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
UlTx	11 13 22 27 67 91	PD1 (5) PD3 (1) PC7 (5) PA1 (9) PB1 (5) PB5 (7)	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
U2Rx	10 19 92 98	PD0 (4) PG0 (1) PB4 (4) PD5 (9)	ı	TTL	UART module 2 receive. When in IrDA mode, this signal has IrDA modulation.
U2Tx	6 11 18 99	PE4 (5) PD1 (4) PG1 (1) PD6 (9)	0	TTL	UART module 2 transmit. When in IrDA mode, this signal has IrDA modulation.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 14-2. Signals for UART (108BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
UORx	L3	PA0 (1)	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
UOTx	M3	PA1 (1)	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
U1CTS	A1 G1 L6	PE6 (9) PD0 (9) PA6 (9)	I	TTL	UART module 1 Clear To Send modem status input signal.

Table 14-2. Signals for UART (108BGA) (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
U1DCD	B1 G2 M6	PE7 (9) PD1 (9) PA7 (9)	I	TTL	UART module 1 Data Carrier Detect modem status input signal.
U1DSR	M9	PF0 (9)	I	TTL	UART module 1 Data Set Ready modem output control line.
U1DTR	A2	PD7 (9)	0	TTL	UART module 1 Data Terminal Ready modem status input signal.
UlRI	B5	PD4 (9)	I	TTL	UART module 1 Ring Indicator modem status input signal.
U1RTS	H12	PF1 (9)	0	TTL	UART module 1 Request to Send modem output control line.
Ulrx	G1 H2 M2 L3 E12 A6	PD0 (5) PD2 (1) PC6 (5) PA0 (9) PB0 (5) PB4 (7)	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
UlTx	G2 H1 L2 M3 D12 B7	PD1 (5) PD3 (1) PC7 (5) PA1 (9) PB1 (5) PB5 (7)	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
U2Rx	G1 K1 A6 C6	PD0 (4) PG0 (1) PB4 (4) PD5 (9)	I	TTL	UART module 2 receive. When in IrDA mode, this signal has IrDA modulation.
U2Tx	B2 G2 K2 A3	PE4 (5) PD1 (4) PG1 (1) PD6 (9)	0	TTL	UART module 2 transmit. When in IrDA mode, this signal has IrDA modulation.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

14.3 Functional Description

Each Stellaris UART performs the functions of parallel-to-serial and serial-to-parallel conversions. It is similar in functionality to a 16C550 UART, but is not register compatible.

The UART is configured for transmit and/or receive via the TXE and RXE bits of the **UART Control** (**UARTCTL**) register (see page 725). Transmit and receive are both enabled out of reset. Before any control registers are programmed, the UART must be disabled by clearing the UARTEN bit in **UARTCTL**. If the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

The UART module also includes a serial IR (SIR) encoder/decoder block that can be connected to an infrared transceiver to implement an IrDA SIR physical layer. The SIR function is programmed using the **UARTCTL** register.


14.3.1 Transmit/Receive Logic

The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. The control logic outputs the serial bit stream beginning with a start bit and followed by the data bits

(LSB first), parity bit, and the stop bits according to the programmed configuration in the control registers. See Figure 14-2 on page 702 for details.

The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line-break detection are also performed, and their status accompanies the data that is written to the receive FIFO.

Figure 14-2. UART Character Frame



14.3.2 Baud-Rate Generation

The baud-rate divisor is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The number formed by these two values is used by the baud-rate generator to determine the bit period. Having a fractional baud-rate divider allows the UART to generate all the standard baud rates.

The 16-bit integer is loaded through the **UART Integer Baud-Rate Divisor (UARTIBRD)** register (see page 721) and the 6-bit fractional part is loaded with the **UART Fractional Baud-Rate Divisor (UARTFBRD)** register (see page 722). The baud-rate divisor (BRD) has the following relationship to the system clock (where *BRDI* is the integer part of the *BRD* and *BRDF* is the fractional part, separated by a decimal place.)

```
BRD = BRDI + BRDF = UARTSysClk / (ClkDiv * Baud Rate)
```

where <code>UARTSysClk</code> is the system clock connected to the <code>UART</code>, and <code>ClkDiv</code> is either 16 (if <code>HSE</code> in <code>UARTCTL</code> is clear) or 8 (if <code>HSE</code> is set).

The 6-bit fractional number (that is to be loaded into the DIVFRAC bit field in the **UARTFBRD** register) can be calculated by taking the fractional part of the baud-rate divisor, multiplying it by 64, and adding 0.5 to account for rounding errors:

```
UARTFBRD[DIVFRAC] = integer(BRDF * 64 + 0.5)
```

The UART generates an internal baud-rate reference clock at 8x or 16x the baud-rate (referred to as Baud8 and Baud16, depending on the setting of the HSE bit (bit 5) in **UARTCTL**). This reference clock is divided by 8 or 16 to generate the transmit clock, and is used for error detection during receive operations.

Along with the **UART Line Control**, **High Byte (UARTLCRH)** register (see page 723), the **UARTIBRD** and **UARTFBRD** registers form an internal 30-bit register. This internal register is only updated when a write operation to **UARTLCRH** is performed, so any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register for the changes to take effect.

To update the baud-rate registers, there are four possible sequences:

- UARTIBRD write, UARTFBRD write, and UARTLCRH write
- UARTFBRD write, UARTIBRD write, and UARTLCRH write
- UARTIBRD write and UARTLCRH write
- UARTFBRD write and UARTLCRH write

14.3.3 Data Transmission

Data received or transmitted is stored in two 16-byte FIFOs, though the receive FIFO has an extra four bits per character for status information. For transmission, data is written into the transmit FIFO. If the UART is enabled, it causes a data frame to start transmitting with the parameters indicated in the **UARTLCRH** register. Data continues to be transmitted until there is no data left in the transmit FIFO. The BUSY bit in the **UART Flag (UARTFR)** register (see page 717) is asserted as soon as data is written to the transmit FIFO (that is, if the FIFO is non-empty) and remains asserted while data is being transmitted. The BUSY bit is negated only when the transmit FIFO is empty, and the last character has been transmitted from the shift register, including the stop bits. The UART can indicate that it is busy even though the UART may no longer be enabled.

When the receiver is idle (the UnRx signal is continuously 1), and the data input goes Low (a start bit has been received), the receive counter begins running and data is sampled on the eighth cycle of Baud16 or fourth cycle of Baud8 depending on the setting of the HSE bit (bit 5) in **UARTCTL** (described in "Transmit/Receive Logic" on page 701).

The start bit is valid and recognized if the <code>UnRx</code> signal is still low on the eighth cycle of <code>Baud16</code> (HSE clear) or the fourth cycle of <code>Baud8</code> (HSE set), otherwise it is ignored. After a valid start bit is detected, successive data bits are sampled on every 16th cycle of <code>Baud16</code> or 8th cycle of <code>Baud8</code> (that is, one bit period later) according to the programmed length of the data characters and value of the <code>HSE</code> bit in <code>UARTCTL</code>. The parity bit is then checked if parity mode is enabled. Data length and parity are defined in the <code>UARTLCRH</code> register.

Lastly, a valid stop bit is confirmed if the UnRx signal is High, otherwise a framing error has occurred. When a full word is received, the data is stored in the receive FIFO along with any error bits associated with that word.

14.3.4 **Serial IR (SIR)**

The UART peripheral includes an IrDA serial-IR (SIR) encoder/decoder block. The IrDA SIR block provides functionality that converts between an asynchronous UART data stream and a half-duplex serial SIR interface. No analog processing is performed on-chip. The role of the SIR block is to provide a digital encoded output and decoded input to the UART. When enabled, the SIR block uses the UnTx and UnRx pins for the SIR protocol. These signals should be connected to an infrared transceiver to implement an IrDA SIR physical layer link. The SIR block can receive and transmit, but it is only half-duplex so it cannot do both at the same time. Transmission must be stopped before data can be received. The IrDA SIR physical layer specifies a minimum 10-ms delay between transmission and reception. The SIR block has two modes of operation:

- In normal IrDA mode, a zero logic level is transmitted as a high pulse of 3/16th duration of the selected baud rate bit period on the output pin, while logic one levels are transmitted as a static LOW signal. These levels control the driver of an infrared transmitter, sending a pulse of light for each zero. On the reception side, the incoming light pulses energize the photo transistor base of the receiver, pulling its output LOW and driving the UART input pin LOW.
- In low-power IrDA mode, the width of the transmitted infrared pulse is set to three times the period of the internally generated IrLPBaud16 signal (1.63 μs, assuming a nominal 1.8432 MHz frequency) by changing the appropriate bit in the UARTCR register. See page 720 for more information on IrDA low-power pulse-duration configuration.

Figure 14-3 on page 704 shows the UART transmit and receive signals, with and without IrDA modulation.

UnTx with IrDA

UnRx with IrDA

Figure 14-3. IrDA Data Modulation

In both normal and low-power IrDA modes:

- During transmission, the UART data bit is used as the base for encoding
- During reception, the decoded bits are transferred to the UART receive logic

The IrDA SIR physical layer specifies a half-duplex communication link, with a minimum 10-ms delay between transmission and reception. This delay must be generated by software because it is not automatically supported by the UART. The delay is required because the infrared receiver electronics might become biased or even saturated from the optical power coupled from the adjacent transmitter LED. This delay is known as latency or receiver setup time.

14.3.5 ISO 7816 Support

The UART offers basic support to allow communication with an ISO 7816 smartcard. When bit 3 (SMART) of the **UARTCTL** register is set, the UnTx signal is used as a bit clock, and the UnRx signal is used as the half-duplex communication line connected to the smartcard. A GPIO signal can be used to generate the reset signal to the smartcard. The remaining smartcard signals should be provided by the system design.

When using ISO 7816 mode, the **UARTLCRH** register must be set to transmit 8-bit words (WLEN bits 6:5 configured to 0x3) with EVEN parity (PEN set and EPS set). In this mode, the UART automatically uses 2 stop bits, and the STP2 bit of the **UARTLCRH** register is ignored.

If a parity error is detected during transmission, UnRx is pulled Low during the second stop bit. In this case, the UART aborts the transmission, flushes the transmit FIFO and discards any data it contains, and raises a parity error interrupt, allowing software to detect the problem and initiate retransmission of the affected data. Note that the UART does not support automatic retransmission in this case.

14.3.6 Modem Handshake Support

This section describes how to configure and use the modem status signals for UART1 when connected as a DTE (data terminal equipment) or as a DCE (data communications equipment). In general, a modem is a DCE and a computing device that connects to a modem is the DTE.

14.3.6.1 **Signaling**

The status signals provided by UART1differ based on whether the UART is used as a DTE or DCE. When used as a DTE, the modem status signals are defined as:

- Ū1CTS is Clear To Send
- U1DSR is Data Set Ready
- ŪIDCD is Data Carrier Detect
- ŪIRI is Ring Indicator
- ŪIRTS is Request To Send
- UIDTR is Data Terminal Ready

When used as a DCE, the the modem status signals are defined as:

- UICTS is Request To Send
- UIDSR is Data Terminal Ready
- UIRTS is Clear To Send
- U1DTR is Data Set Ready

Note that the support for DCE functions Data Carrier Detect and Ring Indicator are not provided. If these signals are required, their function can be emulated by using a general-purpose I/O signal and providing software support.

14.3.6.2 Flow Control Methods

Flow control can be accomplished by either hardware or software. The following sections describe the different methods.

Hardware Flow Control (RTS/CTS)

Hardware flow control between two devices is accomplished by connecting the $\overline{\mathtt{UIRTS}}$ output to the Clear-To-Send input on the receiving device, and connecting the Request-To-Send output on the receiving device to the $\overline{\mathtt{UICTS}}$ input.

The $\overline{\mathtt{U1CTS}}$ input controls the transmitter. The transmitter may only transmit data when the $\overline{\mathtt{U1CTS}}$ input is asserted. The $\overline{\mathtt{U1RTS}}$ output signal indicates the state of the receive FIFO. $\overline{\mathtt{U1CTS}}$ remains asserted until the preprogrammed watermark level is reached, indicating that the Receive FIFO has no space to store additional characters.

The **UARTCTL** register bits 15 (CTSEN) and 14 (RTSEN) specify the flow control mode as shown in Table 14-3 on page 705.

Table 14-3. Flow Control Mode

CTSEN	RTSEN	Description
1	1	RTS and CTS flow control enabled
1	0	Only CTS flow control enabled
0	1	Only RTS flow control enabled
0	0	Both RTS and CTS flow control disabled

Note that when RTSEN is 1, software cannot modify the $\overline{\mathtt{U1RTS}}$ output value through the **UARTCTL** register Request to Send (RTS) bit, and the status of the RTS bit should be ignored.


Software Flow Control (Modem Status Interrupts)

Software flow control between two devices is accomplished by using interrupts to indicate the status of the UART. Interrupts may be generated for $\overline{\mathtt{U1DSR}}$, $\overline{\mathtt{U1DCD}}$, $\overline{\mathtt{U1CTS}}$, and $\overline{\mathtt{U1RI}}$ using the **UARTIM** bits 3 through 0 respectively. The raw and masked interrupt status may be checked using the **UARTRIS** and **UARTMIS** register. These interrupts may be cleared using the **UARTICR** register.

14.3.7 LIN Support

The UART module offers hardware support for the LIN protocol as either a master or a slave. The LIN mode is enabled by setting the LIN bit in the **UARTCTL** register. A LIN message is identified by the use of a Sync Break at the beginning of the message. The Sync Break is a transmission of a series of 0s. The Sync Break is followed by the Sync data field (0x55). Figure 14-4 on page 706 illustrates the structure of a LIN message.

Figure 14-4. LIN Message



The UART should be configured as followed to operate in LIN mode:

- 1. Configure the UART for 1 start bit, 8 data bits, no parity, and 1 stop bit. Enable the Transmit FIFO.
- 2. Set the LIN bit in the **UARTCTL** register.

When preparing to send a LIN message, the TXFIFO should contain the Sync data (0x55) at FIFO location 0 and the Identifier data at location 1, followed by the data to be transmitted, and with the checksum in the final FIFO entry.

14.3.7.1 LIN Master


The UART is enabled to be the LIN master by setting the MASTER bit in the **UARTLCTL** register. The length of the Sync Break is programmable using the BLEN field in the **UARTLCTL** register and can be 13-16 bits (baud clock cycles).

14.3.7.2 LIN Slave

The LIN UART slave is required to adjust its baud rate to that of the LIN master. In slave mode, the LIN UART recognizes the Sync Break, which must be at least 13 bits in duration. A timer is provided to capture timing data on the 1st and 5th falling edges of the Sync field so that the baud rate can be adjusted to match the master.

After detecting a Sync Break, the UART waits for the synchronization field. The first falling edge generates an interrupt using the LMEIRIS bit in the **UARTRIS** register, and the timer value is captured and stored in the **UARTLSS** register (T1). On the fifth falling edge, a second interrupt is generated using the LME5RIS bit in the **UARTRIS** register, and the timer value is captured again (T2). The actual baud rate can be calculated using (T2-T1)/8, and the local baud rate should be adjusted as needed. Figure 14-5 on page 707 illustrates the synchronization field.

Figure 14-5. LIN Synchronization Field



14.3.8 FIFO Operation

The UART has two 16-entry FIFOs; one for transmit and one for receive. Both FIFOs are accessed via the **UART Data (UARTDR)** register (see page 712). Read operations of the **UARTDR** register return a 12-bit value consisting of 8 data bits and 4 error flags while write operations place 8-bit data in the transmit FIFO.

Out of reset, both FIFOs are disabled and act as 1-byte-deep holding registers. The FIFOs are enabled by setting the FEN bit in **UARTLCRH** (page 723).

FIFO status can be monitored via the **UART Flag (UARTFR)** register (see page 717) and the **UART Receive Status (UARTRSR)** register. Hardware monitors empty, full and overrun conditions. The **UARTFR** register contains empty and full flags (TXFE, TXFF, RXFE, and RXFF bits), and the **UARTRSR** register shows overrun status via the OE bit.

The trigger points at which the FIFOs generate interrupts is controlled via the **UART Interrupt FIFO Level Select (UARTIFLS)** register (see page 729). Both FIFOs can be individually configured to trigger interrupts at different levels. Available configurations include ½, ¼, ½, ¾, and ⅙. For example, if the ¼ option is selected for the receive FIFO, the UART generates a receive interrupt after 4 data bytes are received. Out of reset, both FIFOs are configured to trigger an interrupt at the ½ mark.

14.3.9 Interrupts

The UART can generate interrupts when the following conditions are observed:

- Overrun Error
- Break Error
- Parity Error
- Framing Error
- Receive Timeout
- Transmit (when condition defined in the TXIFLSEL bit in the **UARTIFLS** register is met, or if the EOT bit in **UARTCTL** is set, when the last bit of all transmitted data leaves the serializer)

■ Receive (when condition defined in the RXIFLSEL bit in the **UARTIFLS** register is met)

All of the interrupt events are ORed together before being sent to the interrupt controller, so the UART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the **UART Masked Interrupt Status (UARTMIS)** register (see page 738).

The interrupt events that can trigger a controller-level interrupt are defined in the **UART Interrupt Mask (UARTIM)** register (see page 731) by setting the corresponding IM bits. If interrupts are not used, the raw interrupt status is always visible via the **UART Raw Interrupt Status (UARTRIS)** register (see page 735).

Interrupts are always cleared (for both the **UARTMIS** and **UARTRIS** registers) by writing a 1 to the corresponding bit in the **UART Interrupt Clear (UARTICR)** register (see page 741).

The receive timeout interrupt is asserted when the receive FIFO is not empty, and no further data is received over a 32-bit period. The receive timeout interrupt is cleared either when the FIFO becomes empty through reading all the data (or by reading the holding register), or when a 1 is written to the corresponding bit in the **UARTICR** register.

14.3.10 Loopback Operation

The UART can be placed into an internal loopback mode for diagnostic or debug work by setting the LBE bit in the **UARTCTL** register (see page 725). In loopback mode, data transmitted on the UnTx output is received on the UnTx input.

14.3.11 DMA Operation

The UART provides an interface to the μ DMA controller with separate channels for transmit and receive. The DMA operation of the UART is enabled through the **UART DMA Control** (**UARTDMACTL**) register. When DMA operation is enabled, the UART asserts a DMA request on the receive or transmit channel when the associated FIFO can transfer data. For the receive channel, a single transfer request is asserted whenever any data is in the receive FIFO. A burst transfer request is asserted whenever the amount of data in the receive FIFO is at or above the FIFO trigger level configured in the **UARTIFLS** register. For the transmit channel, a single transfer request is asserted whenever there is at least one empty location in the transmit FIFO. The burst request is asserted whenever the transmit FIFO contains fewer characters than the FIFO trigger level. The single and burst DMA transfer requests are handled automatically by the μ DMA controller depending on how the DMA channel is configured.

To enable DMA operation for the receive channel, set the RXDMAE bit of the **DMA Control** (**UARTDMACTL**) register. To enable DMA operation for the transmit channel, set the TXDMAE bit of the **UARTDMACTL** register. The UART can also be configured to stop using DMA for the receive channel if a receive error occurs. If the DMAERR bit of the **UARTDMACR** register is set and a receive error occurs, the DMA receive requests are automatically disabled. This error condition can be cleared by clearing the appropriate UART error interrupt.

If DMA is enabled, then the μ DMA controller triggers an interrupt when a transfer is complete. The interrupt occurs on the UART interrupt vector. Therefore, if interrupts are used for UART operation and DMA is enabled, the UART interrupt handler must be designed to handle the μ DMA completion interrupt.

See "Micro Direct Memory Access (μ DMA)" on page 363 for more details about programming the μ DMA controller.

14.4 Initialization and Configuration

To enable and initialize the UART, the following steps are necessary:

- 1. The peripheral clock must be enabled by setting the UARTO, UART1, or UART2 bits in the RCGC1 register (see page 274).
- 2. The clock to the appropriate GPIO module must be enabled via the RCGC2 register in the System Control module (see page 283).
- 3. Set the GPIO AFSEL bits for the appropriate pins (see page 445). To determine which GPIOs to configure, see Table 23-4 on page 1157.
- **4.** Configure the GPIO current level and/or slew rate as specified for the mode selected (see page 447 and page 455).
- **5.** Configure the PMCn fields in the **GPIOPCTL** register to assign the UART signals to the appropriate pins (see page 463 and Table 23-5 on page 1164).

To use the UART, the peripheral clock must be enabled by setting the appropriate bit in the **RCGC1** register (page 274). In addition, the clock to the appropriate GPIO module must be enabled via the **RCGC2** register (page 283) in the System Control module. To find out which GPIO port to enable, refer to Table 23-5 on page 1164.

This section discusses the steps that are required to use a UART module. For this example, the UART clock is assumed to be 20 MHz, and the desired UART configuration is:

- 115200 baud rate
- Data length of 8 bits
- One stop bit
- No parity
- FIFOs disabled
- No interrupts

The first thing to consider when programming the UART is the baud-rate divisor (BRD), because the **UARTIBRD** and **UARTFBRD** registers must be written before the **UARTLCRH** register. Using the equation described in "Baud-Rate Generation" on page 702, the BRD can be calculated:

```
BRD = 20,000,000 / (16 * 115,200) = 10.8507
```

which means that the DIVINT field of the **UARTIBRD** register (see page 721) should be set to 10 decimal or 0xA. The value to be loaded into the **UARTFBRD** register (see page 722) is calculated by the equation:

```
UARTFBRD[DIVFRAC] = integer(0.8507 * 64 + 0.5) = 54
```

With the BRD values in hand, the UART configuration is written to the module in the following order:

- 1. Disable the UART by clearing the UARTEN bit in the **UARTCTL** register.
- 2. Write the integer portion of the BRD to the **UARTIBRD** register.

- 3. Write the fractional portion of the BRD to the **UARTFBRD** register.
- **4.** Write the desired serial parameters to the **UARTLCRH** register (in this case, a value of 0x0000.0060).
- **5.** Optionally, configure the μDMA channel (see "Micro Direct Memory Access (μDMA)" on page 363) and enable the DMA option(s) in the **UARTDMACTL** register.
- **6.** Enable the UART by setting the UARTEN bit in the **UARTCTL** register.

14.5 Register Map

Table 14-4 on page 710 lists the UART registers. The offset listed is a hexadecimal increment to the register's address, relative to that UART's base address:

UART0: 0x4000.C000UART1: 0x4000.D000UART2: 0x4000.E000

Note that the UART module clock must be enabled before the registers can be programmed (see page 274). There must be a delay of 3 system clocks after the UART module clock is enabled before any UART module registers are accessed.

Note: The UART must be disabled (see the UARTEN bit in the **UARTCTL** register on page 725) before any of the control registers are reprogrammed. When the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

Table 14-4. UART Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	UARTDR	R/W	0x0000.0000	UART Data	712
0x004	UARTRSR/UARTECR	R/W	0x0000.0000	UART Receive Status/Error Clear	714
0x018	UARTFR	RO	0x0000.0090	UART Flag	717
0x020	UARTILPR	R/W	0x0000.0000	UART IrDA Low-Power Register	720
0x024	UARTIBRD	R/W	0x0000.0000	UART Integer Baud-Rate Divisor	721
0x028	UARTFBRD	R/W	0x0000.0000	UART Fractional Baud-Rate Divisor	722
0x02C	UARTLCRH	R/W	0x0000.0000	UART Line Control	723
0x030	UARTCTL	R/W	0x0000.0300	UART Control	725
0x034	UARTIFLS	R/W	0x0000.0012	UART Interrupt FIFO Level Select	729
0x038	UARTIM	R/W	0x0000.0000	UART Interrupt Mask	731
0x03C	UARTRIS	RO	0x0000.000F	UART Raw Interrupt Status	735
0x040	UARTMIS	RO	0x0000.0000	UART Masked Interrupt Status	738
0x044	UARTICR	W1C	0x0000.0000	UART Interrupt Clear	741
0x048	UARTDMACTL	R/W	0x0000.0000	UART DMA Control	743
0x090	UARTLCTL	R/W	0x0000.0000	UART LIN Control	744

Table 14-4. UART Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x094	UARTLSS	RO	0x0000.0000	UART LIN Snap Shot	745
0x098	UARTLTIM	RO	0x0000.0000	UART LIN Timer	746
0xFD0	UARTPeriphID4	RO	0x0000.0000	UART Peripheral Identification 4	747
0xFD4	UARTPeriphID5	RO	0x0000.0000	UART Peripheral Identification 5	748
0xFD8	UARTPeriphID6	RO	0x0000.0000	UART Peripheral Identification 6	749
0xFDC	UARTPeriphID7	RO	0x0000.0000	UART Peripheral Identification 7	750
0xFE0	UARTPeriphID0	RO	0x0000.0060	UART Peripheral Identification 0	751
0xFE4	UARTPeriphID1	RO	0x0000.0000	UART Peripheral Identification 1	752
0xFE8	UARTPeriphID2	RO	0x0000.0018	UART Peripheral Identification 2	753
0xFEC	UARTPeriphID3	RO	0x0000.0001	UART Peripheral Identification 3	754
0xFF0	UARTPCellID0	RO	0x0000.000D	UART PrimeCell Identification 0	755
0xFF4	UARTPCellID1	RO	0x0000.00F0	UART PrimeCell Identification 1	756
0xFF8	UARTPCellID2	RO	0x0000.0005	UART PrimeCell Identification 2	757
0xFFC	UARTPCellID3	RO	0x0000.00B1	UART PrimeCell Identification 3	758

14.6 Register Descriptions

The remainder of this section lists and describes the UART registers, in numerical order by address offset.

Register 1: UART Data (UARTDR), offset 0x000

Important: This register is read-sensitive. See the register description for details.

This register is the data register (the interface to the FIFOs).

For transmitted data, if the FIFO is enabled, data written to this location is pushed onto the transmit FIFO. If the FIFO is disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO). A write to this register initiates a transmission from the UART.


For received data, if the FIFO is enabled, the data byte and the 4-bit status (break, frame, parity, and overrun) is pushed onto the 12-bit wide receive FIFO. If the FIFO is disabled, the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO). The received data can be retrieved by reading this register.

UART Data (UARTDR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000

Offset 0x000

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:12	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	OE	RO	0	UART Overrun Error
				Value Description
				New data was received when the FIFO was full, resulting in data loss.
				0 No data has been lost due to a FIFO overrun.
10	BE	RO	0	UART Break Error

Value Description

- A break condition has been detected, indicating that the receive data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits).
- 0 No break condition has occurred

In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the received data input goes to a 1 (marking state), and the next valid start bit is received.

Bit/Field	Name	Туре	Reset	Description
9	PE	RO	0	UART Parity Error
				Value Description
				The parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register.
				0 No parity error has occurred
				In FIFO mode, this error is associated with the character at the top of the FIFO.
8	FE	RO	0	UART Framing Error
				Value Description
				1 The received character does not have a valid stop bit (a valid stop bit is 1).
				0 No framing error has occurred
7:0	DATA	R/W	0x00	Data Transmitted or Received Data that is to be transmitted via the UART is written to this field. When read, this field contains the data that was received by the UART.

Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004

The **UARTRSR/UARTECR** register is the receive status register/error clear register.

In addition to the **UARTDR** register, receive status can also be read from the **UARTRSR** register. If the status is read from this register, then the status information corresponds to the entry read from **UARTDR** prior to reading **UARTRSR**. The status information for overrun is set immediately when an overrun condition occurs.

The **UARTRSR** register cannot be written.

A write of any value to the **UARTECR** register clears the framing, parity, break, and overrun errors. All the bits are cleared on reset.


Read-Only Status Register

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000

Offset 0x004

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	OE	RO	0	UART Overrun Error

Value Description

- 1 New data was received when the FIFO was full, resulting in data loss.
- 0 No data has been lost due to a FIFO overrun.

This bit is cleared by a write to **UARTECR**.

The FIFO contents remain valid because no further data is written when the FIFO is full, only the contents of the shift register are overwritten. The CPU must read the data in order to empty the FIFO.

Bit/Field	Name	Туре	Reset	Description
2	BE	RO	0	UART Break Error
				Value Description
				A break condition has been detected, indicating that the receive data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits).
				0 No break condition has occurred
				This bit is cleared to 0 by a write to UARTECR . In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the receive data input goes to a 1 (marking state) and the next valid start bit is received.
1	PE	RO	0	UART Parity Error
				Value Description
				The parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register.
				0 No parity error has occurred
				This bit is cleared to 0 by a write to UARTECR .
0	FE	RO	0	UART Framing Error
				Value Description
				1 The received character does not have a valid stop bit (a valid stop bit is 1).


No framing error has occurred This bit is cleared to 0 by a write to **UARTECR**.

In FIFO mode, this error is associated with the character at the top of the FIFO.

Write-Only Error Clear Register

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x004
Type WO, reset 0x0000.0000



0

Bit/Field	Name	Type	Reset	Description
31:8	reserved	WO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DATA	WO	0x00	Error Clear A write to this register of any data clears the framing, parity, break, and overrun flags.

Register 3: UART Flag (UARTFR), offset 0x018

The **UARTFR** register is the flag register. After reset, the TXFF, RXFF, and BUSY bits are 0, and TXFE and RXFE bits are 1. The RI, DCD, DSR and CTS bits indicate the modem status.


Note that bits [8,2:0] are only implemented on UART1. These bits are reserved on UART0 and UART2.

UART Flag (UARTFR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000

Offset 0x018

Type RO, reset 0x0000.0090



Bit/Field	Name	Type	Reset	Description
31:9	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	RI	RO	0	Ring Indicator
				Value Description 1 The ulri signal is asserted. 0 The ulri signal is not asserted.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.
7	TXFE	RO	1	UART Transmit FIFO Empty The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register.

Value Description

- 1 If the FIFO is disabled (FEN is 0), the transmit holding register If the FIFO is enabled (FEN is 1), the transmit FIFO is empty.
- 0 The transmitter has data to transmit.

Bit/Field	Name	Туре	Reset	Description
6	RXFF	RO	0	UART Receive FIFO Full The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register.
				Value Description
				If the FIFO is disabled (FEN is 0), the receive holding register is full. If the FIFO is enabled (FEN is 1), the receive FIFO is full.
				0 The receiver can receive data.
5	TXFF	RO	0	UART Transmit FIFO Full The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register.
				Value Description
				1 If the FIFO is disabled (FEN is 0), the transmit holding register is full.
				If the FIFO is enabled (FEN is 1), the transmit FIFO is full.
				0 The transmitter is not full.
4	RXFE	RO	1	UART Receive FIFO Empty The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register.
				Value Description
				If the FIFO is disabled (FEN is 0), the receive holding register is empty. If the FIFO is enabled (FEN is 1), the receive FIFO is empty.
				0 The receiver is not empty.
3	BUSY	RO	0	UART Busy
				Value Description
				The UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the shift register.
				0 The UART is not busy.
				This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled).
2	DCD	RO	0	Data Carrier Detect
				Value Description
				1 The U1DCD signal is asserted.
				0 The U1DCD signal is not asserted.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.

Bit/Field	Name	Туре	Reset	Description
1	DSR	RO	0	Data Set Ready
				Value Description
				1 The Ulder signal is asserted.
				0 The Uldsr signal is not asserted.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.
0	CTS	RO	0	Clear To Send
				Value Description
				1 The UICTS signal is asserted.
				0 The UICTS signal is not asserted.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.

Register 4: UART IrDA Low-Power Register (UARTILPR), offset 0x020

The **UARTILPR** register stores the 8-bit low-power counter divisor value used to derive the low-power SIR pulse width clock by dividing down the system clock (SysClk). All the bits are cleared when reset.

The internal IrlPBaud16 clock is generated by dividing down SysClk according to the low-power divisor value written to **UARTILPR**. The duration of SIR pulses generated when low-power mode is enabled is three times the period of the IrlPBaud16 clock. The low-power divisor value is calculated as follows:

 $ILPDVSR = SysClk / F_{IrLPBaud16}$

where $F_{IrlPBaud16}$ is nominally 1.8432 MHz.


The divisor must be programmed such that 1.42 MHz < $F_{\tt IrlPBaud16}$ < 2.12 MHz, resulting in a low-power pulse duration of 1.41–2.11 μs (three times the period of $\tt IrlPBaud16$). The minimum frequency of $\tt IrlPBaud16$ ensures that pulses less than one period of $\tt IrlPBaud16$ are rejected, but pulses greater than 1.4 μs are accepted as valid pulses.

Note: Zero is an illegal value. Programming a zero value results in no IrlPBaud16 pulses being generated.

UART IrDA Low-Power Register (UARTILPR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x020

Type R/W, reset 0x0000.0000



Bit/Field	name	туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	ILPDVSR	R/W	0x00	IrDA Low-Power Divisor This field contains the 8-bit low-power divisor value

Register 5: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024

The **UARTIBRD** register is the integer part of the baud-rate divisor value. All the bits are cleared on reset. The minimum possible divide ratio is 1 (when **UARTIBRD**=0), in which case the **UARTFBRD** register is ignored. When changing the **UARTIBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 702 for configuration details.

UART Integer Baud-Rate Divisor (UARTIBRD)


DIVINT

R/W

0x0000

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000

15:0



Integer Baud-Rate Divisor

Register 6: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028


The **UARTFBRD** register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the **UARTFBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 702 for configuration details.

UART Fractional Baud-Rate Divisor (UARTFBRD)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000

Offset 0x028

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:0	DIVFRAC	R/W	0x0	Fractional Baud-Rate Divisor

Register 7: UART Line Control (UARTLCRH), offset 0x02C


The **UARTLCRH** register is the line control register. Serial parameters such as data length, parity, and stop bit selection are implemented in this register.

When updating the baud-rate divisor (**UARTIBRD** and/or **UARTIFRD**), the **UARTLCRH** register must also be written. The write strobe for the baud-rate divisor registers is tied to the **UARTLCRH** register.

UART Line Control (UARTLCRH)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x02C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	SPS	R/W	0	UART Stick Parity Select When bits 1, 2, and 7 of UARTLCRH are set, the parity bit is transmitted and checked as a 0. When bits 1 and 7 are set and 2 is cleared, the parity bit is transmitted and checked as a 1. When this bit is cleared, stick parity is disabled.
6:5	WLEN	R/W	0x0	UART Word Length The bits indicate the number of data bits transmitted or received in a frame as follows:
				Value Description
				0x0 5 bits (default)
				0x1 6 bits
				0x2 7 bits
				0x3 8 bits
4	FEN	R/W	0	UART Enable FIFOs
				VI 5 : 6

Value Description

- 1 The transmit and receive FIFO buffers are enabled (FIFO mode).
- The FIFOs are disabled (Character mode). The FIFOs become
 1-byte-deep holding registers.

Bit/Field	Name	Туре	Reset	Description
3	STP2	R/W	0	UART Two Stop Bits Select
				Value Description 1 Two stop bits are transmitted at the end of a frame. The receive logic does not check for two stop bits being received. When in 7816 smartcard mode (the SMART bit is set in the UARTCTL register), the number of stop bits is forced to 2.
				One stop bit is transmitted at the end of a frame.
2	EPS	R/W	0	UART Even Parity Select
				Value Description
				Even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits.
				Odd parity is performed, which checks for an odd number of 1s.
				This bit has no effect when parity is disabled by the \mathtt{PEN} bit.
1	PEN	R/W	0	UART Parity Enable
				Value Description
				1 Parity checking and generation is enabled.
				O Parity is disabled and no parity bit is added to the data frame.
0	BRK	R/W	0	UART Send Break
				Value Description
				A Low level is continually output on the UnTx signal, after completing transmission of the current character. For the proper execution of the break command, software must set this bit for at least two frames (character periods).
				0 Normal use.

Register 8: UART Control (UARTCTL), offset 0x030

The **UARTCTL** register is the control register. All the bits are cleared on reset except for the Transmit Enable (TXE) and Receive Enable (RXE) bits, which are set.

To enable the UART module, the UARTEN bit must be set. If software requires a configuration change in the module, the UARTEN bit must be cleared before the configuration changes are written. If the UART is disabled during a transmit or receive operation, the current transaction is completed prior to the UART stopping.

Note that bits [15:14,11:10] are only implemented on UART1. These bits are reserved on UART0 and UART2.

Note: The **UARTCTL** register should not be changed while the UART is enabled or else the results are unpredictable. The following sequence is recommended for making changes to the **UARTCTL** register.

- 1. Disable the UART.
- 2. Wait for the end of transmission or reception of the current character.
- 3. Flush the transmit FIFO by clearing bit 4 (FEN) in the line control register (UARTLCRH).

compatibility with future products, the value of a reserved bit should be

preserved across a read-modify-write operation.


- 4. Reprogram the control register.
- 5. Enable the UART.

UART Control (UARTCTL)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000

Offset 0x030

Type R/W, reset 0x0000.0300



Bit/Field	Name	Туре	Reset	Description
15	CTSEN	R/W	0	Enable Clear To Send
				Value Description
				1 CTS hardware flow control is enabled. Data is only transmitted when the U1CTS signal is asserted.
				0 CTS hardware flow control is disabled.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.
14	RTSEN	R/W	0	Enable Request to Send
				Value Description
				1 RTS hardware flow control is enabled. Data is only requested (by asserting UIRTS) when the receive FIFO has available entries.
				0 RTS hardware flow control is disabled.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.
13:12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	RTS	R/W	0	Request to Send
			·	When RTSEN is clear, the status of this bit is reflected on the U1RTS signal. If RTSEN is set, this bit is ignored on a write and should be ignored on read.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.
10	DTR	R/W	0	Data Terminal Ready
				This bit sets the state of the Uldtr output.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.
9	RXE	R/W	1	UART Receive Enable
				Value Description
				1 The receive section of the UART is enabled.
				The receive section of the UART is disabled.
				If the UART is disabled in the middle of a receive, it completes the current

Note: To enable reception, the ${\tt UARTEN}$ bit must also be set.

character before stopping.

Bit/Field	Name	Туре	Reset	Description
8	TXE	R/W	1	UART Transmit Enable
				Value Description
				1 The transmit section of the UART is enabled.
				0 The transmit section of the UART is disabled.
				If the UART is disabled in the middle of a transmission, it completes the current character before stopping.
				Note: To enable transmission, the UARTEN bit must also be set.
7	LBE	R/W	0	UART Loop Back Enable
				Value Description
				1 The UnTx path is fed through the UnRx path.
				0 Normal operation.
6	LIN	R/W	0	LIN Mode Enable
				Value Description
				The UART operates in LIN mode.
				0 Normal operation.
5	HSE	R/W	0	High-Speed Enable
				Value Description
				The UART is clocked using the system clock divided by 16.
				1 The UART is clocked using the system clock divided by 8.
				Note: System clock used is also dependent on the baud-rate divisor configuration (see page 721) and page 722).
4	EOT	R/W	0	End of Transmission This bit determines the behavior of the TXRIS bit in the UARTRIS register.
				Value Description
				The TXRIS bit is set only after all transmitted data, including stop bits, have cleared the serializer.
				The TXRIS bit is set when the transmit FIFO condition specified in UARTIFLS is met.

March 19, 2011 727

Bit/Field	Name	Туре	Reset	Description
3	SMART	R/W	0	ISO 7816 Smart Card Support
				Value Description
				1 The UART operates in Smart Card mode.
				0 Normal operation.
				The application must ensure that it sets 8-bit word length (WLEN set to 0x3) and even parity (PEN set to 1, EPS set to 1, SPS set to 0) in UARTLCRH when using ISO 7816 mode. In this mode, the value of the STP2 bit in UARTLCRH is ignored and the number of stop bits is forced to 2. Note that the UART does not support automatic retransmission on parity errors. If a parity error is detected on transmission, all further transmit operations are aborted and software must handle retransmission of the affected byte or message.
2	SIRLP	R/W	0	UART SIR Low-Power Mode
				This bit selects the IrDA encoding mode.
				Value Description
				The UART operates in SIR Low-Power mode. Low-level bits are transmitted with a pulse width which is 3 times the period of the IrlPBaud16 input signal, regardless of the selected bit rate.
				O Low-level bits are transmitted as an active High pulse with a width of 3/16th of the bit period.
				Setting this bit uses less power, but might reduce transmission distances. See page 720 for more information.
1	SIREN	R/W	0	UART SIR Enable
				Value Description
				1 The IrDA SIR block is enabled, and the UART will transmit and receive data using SIR protocol.
				0 Normal operation.
0	UARTEN	R/W	0	UART Enable
				Value Description
				1 The UART is enabled.
				0 The UART is disabled.

If the UART is disabled in the middle of transmission or reception, it completes the current character before stopping.

Register 9: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034

The **UARTIFLS** register is the interrupt FIFO level select register. You can use this register to define the FIFO level at which the TXRIS and RXRIS bits in the **UARTRIS** register are triggered.


The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level. For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered as the module is receiving the 9th character.

Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.

UART Interrupt FIFO Level Select (UARTIFLS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x034

Type R/W, reset 0x0000.0012



Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:3	RXIFLSEL	R/W	0x2	UART Receive Interrupt FIFO Level Select The trigger points for the receive interrupt are as follows:

Value	Description
0x0	RX FIFO ≥ 1/8 full
0x1	RX FIFO ≥ ¼ full
0x2	RX FIFO $\geq \frac{1}{2}$ full (default)
0x3	RX FIFO ≥ ¾ full
0x4	RX FIFO ≥ 1/8 full
0x5-0x7	Reserved

Bit/Field	Name	Type	Reset	Description
2:0	TXIFLSEL	R/W	0x2	UART Transmit Interrupt FIFO Level Select The trigger points for the transmit interrupt are as follows:
				Value Description
				0x0 TX FIFO ≤ % empty
				0x1 TX FIFO ≤ ¾ empty
				0x2 TX FIFO ≤ ½ empty (default)
				0x3 TX FIFO ≤ ¼ empty
				0x4 TX FIFO ≤ 1/8 empty
				0x5-0x7 Reserved
				Note: If the EOT bit in UARTCTL is set (see page 725), the transminterrupt is generated once the FIFO is completely empty an all data including stop bits have left the transmit serializer. I

this case, the setting of ${\tt TXIFLSEL}$ is ignored.

Register 10: UART Interrupt Mask (UARTIM), offset 0x038

The **UARTIM** register is the interrupt mask set/clear register.


On a read, this register gives the current value of the mask on the relevant interrupt. Setting a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Clearing a bit prevents the raw interrupt signal from being sent to the interrupt controller.

Note that bits [3:0] are only implemented on UART1. These bits are reserved on UART0 and UART2.

UART Interrupt Mask (UARTIM)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000

Offset 0x038
Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15	LME5IM	R/W	0	LIN Mode Edge 5 Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the LME5RIS bit in the UARTRIS register is set.
				The LME5RIS interrupt is suppressed and not sent to the interrupt controller.
14	LME1IM	R/W	0	LIN Mode Edge 1 Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the LME1RIS bit in the UARTRIS register is set.
				0 The LMEIRIS interrupt is suppressed and not sent to the interrupt controller.
13	LMSBIM	R/W	0	LIN Mode Sync Break Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the LMSBRIS

0

bit in the **UARTRIS** register is set.

interrupt controller.

The LMSBRIS interrupt is suppressed and not sent to the

Bit/Field	Name	Туре	Reset	Description
12:11	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	OEIM	R/W	0	UART Overrun Error Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the OERIS bit in the UARTRIS register is set.
				O The OERIS interrupt is suppressed and not sent to the interrupt controller.
9	BEIM	R/W	0	UART Break Error Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the BERIS bit in the UARTRIS register is set.
				O The BERIS interrupt is suppressed and not sent to the interrupt controller.
8	PEIM	R/W	0	UART Parity Error Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the PERIS bit in the UARTRIS register is set.
				O The PERIS interrupt is suppressed and not sent to the interrupt controller.
7	FEIM	R/W	0	UART Framing Error Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the FERIS bit in the UARTRIS register is set.
				O The FERIS interrupt is suppressed and not sent to the interrupt controller.
6	RTIM	R/W	0	UART Receive Time-Out Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the RTRIS bit in the UARTRIS register is set.
				O The RTRIS interrupt is suppressed and not sent to the interrupt controller.

Bit/Field	Name	Туре	Reset	Description
5	TXIM	R/W	0	UART Transmit Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the TXRIS bit in the UARTRIS register is set.
				O The TXRIS interrupt is suppressed and not sent to the interrupt controller.
4	RXIM	R/W	0	UART Receive Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the RXRIS bit in the UARTRIS register is set.
				O The RXRIS interrupt is suppressed and not sent to the interrupt controller.
3	DSRIM	R/W	0	UART Data Set Ready Modem Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the DSRRIS bit in the UARTRIS register is set.
				O The DSRRIS interrupt is suppressed and not sent to the interrupt controller.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.
2	DCDIM	R/W	0	UART Data Carrier Detect Modem Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the DCDRIS bit in the UARTRIS register is set.
				O The DCDRIS interrupt is suppressed and not sent to the interrupt controller.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.
1	CTSIM	R/W	0	UART Clear to Send Modem Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the CTSRIS bit in the UARTRIS register is set.
				O The CTSRIS interrupt is suppressed and not sent to the interrupt controller.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.

March 19, 2011 733

Bit/Field	Name	Туре	Reset	Description
0	RIIM	R/W	0	UART Ring Indicator Modem Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the RIRIS bit in the UARTRIS register is set.
				O The RIRIS interrupt is suppressed and not sent to the interrupt controller.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.

Register 11: UART Raw Interrupt Status (UARTRIS), offset 0x03C

The **UARTRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.


Note that bits [3:0] are only implemented on UART1. These bits are reserved on UART0 and UART2.

UART Raw Interrupt Status (UARTRIS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000

Offset 0x03C

Type RO, reset 0x0000.000F



register.

This bit is cleared by writing a 1 to the LMSBIC bit in the UARTICR

Bit/Field	Name	Туре	Reset	Description
12:11	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	OERIS	RO	0	UART Overrun Error Raw Interrupt Status
				Value Description 1 An overrun error has occurred. 0 No interrupt
				This bit is cleared by writing a 1 to the OEIC bit in the UARTICR register.
9	BERIS	RO	0	UART Break Error Raw Interrupt Status
				Value Description 1 A break error has occurred. 0 No interrupt
				This bit is cleared by writing a 1 to the ${\tt BEIC}$ bit in the $\textbf{UARTICR}$ register.
8	PERIS	RO	0	UART Parity Error Raw Interrupt Status
				Value Description 1 A parity error has occurred. 0 No interrupt
				This bit is cleared by writing a 1 to the PEIC bit in the UARTICR register.
7	FERIS	RO	0	UART Framing Error Raw Interrupt Status
				Value Description 1 A framing error has occurred. 0 No interrupt
				This bit is cleared by writing a 1 to the FEIC bit in the UARTICR register.
6	RTRIS	RO	0	UART Receive Time-Out Raw Interrupt Status
				Value Description 1 A receive time out has occurred. 0 No interrupt
				This bit is cleared by writing a 1 to the ${\tt RTIC}$ bit in the $\textbf{UARTICR}$ register.
5	TXRIS	RO	0	UART Transmit Raw Interrupt Status
				Value Description If the EOT bit in the UARTCTL register is clear, the transmit FIFO level has passed through the condition defined in the UARTIFLS register. If the EOT bit is set, the last bit of all transmitted data and flags has left the serializer. No interrupt
				This bit is cleared by writing a 1 to the TXIC bit in the UARTICR register.

Bit/Field	Name	Туре	Reset	Description
4	RXRIS	RO	0	UART Receive Raw Interrupt Status
				Value Description
				The receive FIFO level has passed through the condition defined in the UARTIFLS register.
				0 No interrupt
				This bit is cleared by writing a 1 to the RXIC bit in the UARTICR register.
3	DSRRIS	RO	0	UART Data Set Ready Modem Raw Interrupt Status
				Value Description
				1 Data Set Ready used for software flow control.
				0 No interrupt
				This bit is cleared by writing a 1 to the DSRIC bit in the UARTICR register.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.
2	DCDRIS	RO	0	UART Data Carrier Detect Modem Raw Interrupt Status
				Value Description
				1 Data Carrier Detect used for software flow control.
				0 No interrupt
				This bit is cleared by writing a 1 to the DCDIC bit in the UARTICR register.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.
1	CTSRIS	RO	0	UART Clear to Send Modem Raw Interrupt Status
				Value Description
				1 Clear to Send used for software flow control.
				0 No interrupt
				This bit is cleared by writing a 1 to the CTSIC bit in the UARTICR register.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.
0	RIRIS	RO	0	UART Ring Indicator Modem Raw Interrupt Status
				Value Description
				1 Ring Indicator used for software flow control.
				0 No interrupt
				This bit is cleared by writing a 1 to the RIIC bit in the UARTICR register. This bit is implemented only on UART1 and is reserved for UART0 and UART2.

March 19, 2011 737

Register 12: UART Masked Interrupt Status (UARTMIS), offset 0x040

The **UARTMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.


Note that bits [3:0] are only implemented on UART1. These bits are reserved on UART0 and UART2.

UART Masked Interrupt Status (UARTMIS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000

Offset 0x040

Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
12:11	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	OEMIS	RO	0	UART Overrun Error Masked Interrupt Status
				Value Description 1 An unmasked interrupt was signaled due to an overrun error. 0 An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the OEIC bit in the UARTICR register.
9	BEMIS	RO	0	UART Break Error Masked Interrupt Status
				Value Description 1 An unmasked interrupt was signaled due to a break error. 0 An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the BEIC bit in the UARTICR register.
8	PEMIS	RO	0	UART Parity Error Masked Interrupt Status
				Value Description 1 An unmasked interrupt was signaled due to a parity error. 0 An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the PEIC bit in the UARTICR register.
7	FEMIS	RO	0	UART Framing Error Masked Interrupt Status
				Value Description 1 An unmasked interrupt was signaled due to a framing error. O An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the FEIC bit in the UARTICR register.
6	RTMIS	RO	0	UART Receive Time-Out Masked Interrupt Status
				Value Description An unmasked interrupt was signaled due to a receive time out. An interrupt has not occurred or is masked. This bit is cleared by writing a 1 to the RTIC bit in the UARTICR register.
5	TXMIS	RO	0	UART Transmit Masked Interrupt Status
				. Value Description
				An unmasked interrupt was signaled due to passing through the specified transmit FIFO level (if the EOT bit is clear) or due to the transmission of the last data bit (if the EOT bit is set).
				O An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the TXIC bit in the UARTICR register.

March 19, 2011 739

Bit/Field	Name	Туре	Reset	Description
4	RXMIS	RO	0	UART Receive Masked Interrupt Status
				Value Description 1 An unmasked interrupt was signaled due to passing through the specified receive FIFO level. 0 An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the RXIC bit in the UARTICR register.
3	DSRMIS	RO	0	UART Data Set Ready Modem Masked Interrupt Status
				Value Description 1 An unmasked interrupt was signaled due to Data Set Ready. 0 An interrupt has not occurred or is masked. This bit is cleared by writing a 1 to the DSRIC bit in the UARTICR register. This bit is implemented only on UART1 and is reserved for UART0 and UART2.
2	DCDMIS	RO	0	UART Data Carrier Detect Modem Masked Interrupt Status
				Value Description
				1 An unmasked interrupt was signaled due to Data Carrier Detect.
				O An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the DCDIC bit in the UARTICR register. This bit is implemented only on UART1 and is reserved for UART0 and UART2.
1	CTSMIS	RO	0	UART Clear to Send Modem Masked Interrupt Status
				Value Description
				1 An unmasked interrupt was signaled due to Clear to Send.
				0 An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the CTSIC bit in the UARTICR register. This bit is implemented only on UART1 and is reserved for UART0 and UART2.
0	RIMIS	RO	0	UART Ring Indicator Modem Masked Interrupt Status
				Value Description
				An unmasked interrupt was signaled due to Ring Indicator.
				0 An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the RIIC bit in the UARTICR register. This bit is implemented only on UART1 and is reserved for UART0 and UART2.

Register 13: UART Interrupt Clear (UARTICR), offset 0x044

The **UARTICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.


Note that bits [3:0] are only implemented on UART1. These bits are reserved on UART0 and UART2.

UART Interrupt Clear (UARTICR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000

Offset 0x044

Type W1C, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15	LME5MIC	W1C	0	LIN Mode Edge 5 Interrupt Clear Writing a 1 to this bit clears the LME5RIS bit in the UARTRIS register and the LME5MIS bit in the UARTMIS register.
14	LME1MIC	W1C	0	LIN Mode Edge 1 Interrupt Clear Writing a 1 to this bit clears the LME1RIS bit in the UARTRIS register and the LME1MIS bit in the UARTMIS register.
13	LMSBMIC	W1C	0	LIN Mode Sync Break Interrupt Clear Writing a 1 to this bit clears the LMSBRIS bit in the UARTRIS register and the LMSBMIS bit in the UARTMIS register.
12:11	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	OEIC	W1C	0	Overrun Error Interrupt Clear Writing a 1 to this bit clears the OERIS bit in the UARTRIS register and the OEMIS bit in the UARTMIS register.
9	BEIC	W1C	0	Break Error Interrupt Clear Writing a 1 to this bit clears the BERIS bit in the UARTRIS register and the BEMIS bit in the UARTMIS register.
8	PEIC	W1C	0	Parity Error Interrupt Clear Writing a 1 to this bit clears the PERIS bit in the UARTRIS register and the PEMIS bit in the UARTMIS register.
7	FEIC	W1C	0	Framing Error Interrupt Clear Writing a 1 to this bit clears the FERIS bit in the UARTRIS register and the FEMIS bit in the UARTMIS register.

Bit/Field	Name	Туре	Reset	Description
6	RTIC	W1C	0	Receive Time-Out Interrupt Clear Writing a 1 to this bit clears the RTRIS bit in the UARTRIS register and the RTMIS bit in the UARTMIS register.
5	TXIC	W1C	0	Transmit Interrupt Clear Writing a 1 to this bit clears the TXRIS bit in the UARTRIS register and the TXMIS bit in the UARTMIS register.
4	RXIC	W1C	0	Receive Interrupt Clear Writing a 1 to this bit clears the RXRIS bit in the UARTRIS register and the RXMIS bit in the UARTMIS register.
3	DSRMIC	W1C	0	UART Data Set Ready Modem Interrupt Clear Writing a 1 to this bit clears the DSRRIS bit in the UARTRIS register and the DSRMIS bit in the UARTMIS register. This bit is implemented only on UART1 and is reserved for UART0 and UART2.
2	DCDMIC	W1C	0	UART Data Carrier Detect Modem Interrupt Clear Writing a 1 to this bit clears the DCDRIS bit in the UARTRIS register and the DCDMIS bit in the UARTMIS register. This bit is implemented only on UART1 and is reserved for UART0 and UART2.
1	CTSMIC	W1C	0	UART Clear to Send Modem Interrupt Clear Writing a 1 to this bit clears the CTSRIS bit in the UARTRIS register and the CTSMIS bit in the UARTMIS register. This bit is implemented only on UART1 and is reserved for UART0 and UART2.
0	RIMIC	W1C	0	UART Ring Indicator Modem Interrupt Clear Writing a 1 to this bit clears the RIRIS bit in the UARTRIS register and the RIMIS bit in the UARTMIS register. This bit is implemented only on UART1 and is reserved for UART0 and UART2.


Register 14: UART DMA Control (UARTDMACTL), offset 0x048

The **UARTDMACTL** register is the DMA control register.

UART DMA Control (UARTDMACTL)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x048

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:3	reserved	RO	0x00000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	DMAERR	R/W	0	DMA on Error
				Value Description
				1 μDMA receive requests are automatically disabled when a receive error occurs.
				0 μDMA receive requests are unaffected when a receive error occurs.
1	TXDMAE	R/W	0	Transmit DMA Enable
				Value Description
				1 μDMA for the transmit FIFO is enabled.
				$0 \mu DMA$ for the transmit FIFO is disabled.
0	RXDMAE	R/W	0	Receive DMA Enable
				Value Description
				1 μDMA for the receive FIFO is enabled.

0 μDMA for the receive FIFO is disabled.

Register 15: UART LIN Control (UARTLCTL), offset 0x090


The **UARTLCTL** register is the configures the operation of the UART when in LIN mode.

UART LIN Control (UARTLCTL)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000

Offset 0x090

Type R/W, reset 0x0000.0000



Bivrieid	ivame	туре	Reset	Description
31:6	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:4	BLEN	R/W	0x0	Sync Break Length
				Value Description
				0x3 Sync break length is 16T bits
				0x2 Sync break length is 15T bits
				0x1 Sync break length is 14T bits
				0x0 Sync break length is 13T bits (default)
3:1	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	MASTER	R/W	0	LIN Master Enable

Value Description

- 1 The UART operates as a LIN master.
- 0 The UART operates as a LIN slave.


Register 16: UART LIN Snap Shot (UARTLSS), offset 0x094

The **UARTLSS** register captures the free-running timer value when either the Sync Edge 1 or the Sync Edge 5 is detected in LIN mode.

UART LIN Snap Shot (UARTLSS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x004

Offset 0x094 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	TSS	RO	0x0000	Timer Snap Shot

This field contains the value of the free-running timer when either the Sync Edge 5 or the Sync Edge 1 was detected.

Register 17: UART LIN Timer (UARTLTIM), offset 0x098

The **UARTLTIM** register contains the current timer value for the free-running timer that is used to calculate the baud rate when in LIN slave mode. The value in this register is used along with the value in the **UART LIN Snap Shot (UARTLSS)** register to adjust the baud rate to match that of the master.

UART LIN Timer (UARTLTIM)

TIMER


RO

0x0000

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000

Offset 0x098

15:0



Timer Value

This field contains the value of the free-running timer.


preserved across a read-modify-write operation.

Register 18: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 4 (UARTPeriphID4)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFD0 Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID4	RO	0x00	UART Peripheral ID Register [7:0] Can be used by software to identify the presence of this peripheral.

Register 19: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 5 (UARTPeriphID5)

UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
Offset 0xFD4
Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID5	RO	0x00	UART Peripheral ID Register [15:8] Can be used by software to identify the presence of this peripheral

Register 20: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 6 (UARTPeriphID6)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFD8 Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID6	RO	0x00	UART Peripheral ID Register [23:16] Can be used by software to identify the presence of this peripheral.

Register 21: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 7 (UARTPeriphID7)

UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
Offset 0xFDC
Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID7	RO	0x00	UART Peripheral ID Register [31:24] Can be used by software to identify the presence of this peripheral.

Register 22: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 0 (UARTPeriphID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFE0 Type RO, reset 0x0000.0060




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID0	RO	0x60	UART Peripheral ID Register [7:0] Can be used by software to identify the presence of this peripheral.

Register 23: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 1 (UARTPeriphID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFE4 Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID1	RO	0x00	UART Peripheral ID Register [15:8] Can be used by software to identify the presence of this peripheral.

Register 24: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 2 (UARTPeriphID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFE8 Type RO, reset 0x0000.0018




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID2	RO	0x18	UART Peripheral ID Register [23:16] Can be used by software to identify the presence of this peripheral.

Register 25: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 3 (UARTPeriphID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFEC Type RO, reset 0x0000.0001




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID3	RO	0x01	UART Peripheral ID Register [31:24] Can be used by software to identify the presence of this peripheral.

Register 26: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 0 (UARTPCellID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFF0 Type RO, reset 0x0000.000D




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID0	RO	0x0D	UART PrimeCell ID Register [7:0] Provides software a standard cross-peripheral identification system


Register 27: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 1 (UARTPCellID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000






Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID1	RO	0xF0	UART PrimeCell ID Register [15:8] Provides software a standard cross-peripheral identification system.

Register 28: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 2 (UARTPCellID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFF8 Type RO, reset 0x0000.0005




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID2	RO	0x05	UART PrimeCell ID Register [23:16] Provides software a standard cross-peripheral identification system

Register 29: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 3 (UARTPCellID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFFC Type RO, reset 0x0000.00B1



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID3	RO	0xB1	UART PrimeCell ID Register [31:24] Provides software a standard cross-peripheral identification system.

15 Synchronous Serial Interface (SSI)


The Stellaris[®] microcontroller includes two Synchronous Serial Interface (SSI) modules. Each SSI is a master or slave interface for synchronous serial communication with peripheral devices that have either Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces.

The Stellaris LM3S9790 controller includes two SSI modules with the following features:

- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Master or slave operation
- Programmable clock bit rate and prescaler
- Separate transmit and receive FIFOs, each 16 bits wide and 8 locations deep
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing
- Standard FIFO-based interrupts and End-of-Transmission interrupt
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
 - Separate channels for transmit and receive
 - Receive single request asserted when data is in the FIFO; burst request asserted when FIFO contains 4 entries
 - Transmit single request asserted when there is space in the FIFO; burst request asserted when FIFO contains 4 entries

15.1 Block Diagram

Figure 15-1. SSI Module Block Diagram



15.2 Signal Description

Table 15-1 on page 761 and Table 15-2 on page 761 list the external signals of the SSI module and describe the function of each. The SSI signals are alternate functions for some GPIO signals and default to be GPIO signals at reset., with the exception of the SSIOClk, SSIOFSS, SSIORX, and SSIOTX pins which default to the SSI function. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for the SSI signals. The AFSEL bit in the GPIO Alternate Function Select (GPIOAFSEL) register (page 445) should be set to choose the SSI

function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 463) to assign the SSI signal to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 421.

Table 15-1. Signals for SSI (100LQFP)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
SSI0Clk	28	PA2 (1)	I/O	TTL	SSI module 0 clock.
SSI0Fss	29	PA3 (1)	I/O	TTL	SSI module 0 frame.
SSIORx	30	PA4 (1)	1	TTL	SSI module 0 receive.
SSIOTX	31	PA5 (1)	0	TTL	SSI module 0 transmit.
SSI1Clk	60 74 76	PF2 (9) PE0 (2) PH4 (11)	I/O	TTL	SSI module 1 clock.
SSI1Fss	59 63 75	PF3 (9) PH5 (11) PE1 (2)	I/O	TTL	SSI module 1 frame.
SSI1Rx	42 62 95	PF4 (9) PH6 (11) PE2 (2)	I	TTL	SSI module 1 receive.
SSI1Tx	15 41 96	PH7 (11) PF5 (9) PE3 (2)	0	TTL	SSI module 1 transmit.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 15-2. Signals for SSI (108BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
SSI0Clk	M4	PA2 (1)	I/O	TTL	SSI module 0 clock.
SSI0Fss	L4	PA3 (1)	I/O	TTL	SSI module 0 frame.
SSIORx	L5	PA4 (1)	ļ	TTL	SSI module 0 receive.
SSIOTx	M5	PA5 (1)	0	TTL	SSI module 0 transmit.
SSI1Clk	J11 B11 B10	PF2 (9) PE0 (2) PH4 (11)	I/O	TTL	SSI module 1 clock.
SSI1Fss	J12 F10 A12	PF3 (9) PH5 (11) PE1 (2)	I/O	TTL	SSI module 1 frame.
SSI1Rx	K4 G3 A4	PF4 (9) PH6 (11) PE2 (2)	I	TTL	SSI module 1 receive.
SSI1Tx	H3 K3 B4	PH7 (11) PF5 (9) PE3 (2)	0	TTL	SSI module 1 transmit.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

15.3 Functional Description

The SSI performs serial-to-parallel conversion on data received from a peripheral device. The CPU accesses data, control, and status information. The transmit and receive paths are buffered with

internal FIFO memories allowing up to eight 16-bit values to be stored independently in both transmit and receive modes. The SSI also supports the μ DMA interface. The transmit and receive FIFOs can be programmed as destination/source addresses in the μ DMA module. μ DMA operation is enabled by setting the appropriate bit(s) in the **SSIDMACTL** register (see page 789).

15.3.1 Bit Rate Generation

The SSI includes a programmable bit rate clock divider and prescaler to generate the serial output clock. Bit rates are supported to 2 MHz and higher, although maximum bit rate is determined by peripheral devices.

The serial bit rate is derived by dividing down the input clock (SysClk). The clock is first divided by an even prescale value CPSDVSR from 2 to 254, which is programmed in the **SSI Clock Prescale** (**SSICPSR**) register (see page 782). The clock is further divided by a value from 1 to 256, which is 1 + SCR, where SCR is the value programmed in the **SSI Control 0** (**SSICR0**) register (see page 775).

The frequency of the output clock SSIClk is defined by:

```
SSIClk = SysClk / (CPSDVSR * (1 + SCR))
```

Note: For master mode, the system clock must be at least two times faster than the SSIClk, with the restriction that SSIClk cannot be faster than 25 MHz. For slave mode, the system clock must be at least 12 times faster than the SSIClk.

See "Synchronous Serial Interface (SSI)" on page 1227 to view SSI timing parameters.

15.3.2 FIFO Operation

15.3.2.1 Transmit FIFO

The common transmit FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. The CPU writes data to the FIFO by writing the **SSI Data (SSIDR)** register (see page 779), and data is stored in the FIFO until it is read out by the transmission logic.

When configured as a master or a slave, parallel data is written into the transmit FIFO prior to serial conversion and transmission to the attached slave or master, respectively, through the SSITX pin.

In slave mode, the SSI transmits data each time the master initiates a transaction. If the transmit FIFO is empty and the master initiates, the slave transmits the 8th most recent value in the transmit FIFO. If less than 8 values have been written to the transmit FIFO since the SSI module clock was enabled using the SSI bit in the **RGCG1** register, then 0 is transmitted. Care should be taken to ensure that valid data is in the FIFO as needed. The SSI can be configured to generate an interrupt or a μ DMA request when the FIFO is empty.

15.3.2.2 Receive FIFO

The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. Received data from the serial interface is stored in the buffer until read out by the CPU, which accesses the read FIFO by reading the **SSIDR** register.

When configured as a master or slave, serial data received through the SSIRx pin is registered prior to parallel loading into the attached slave or master receive FIFO, respectively.

15.3.3 Interrupts

The SSI can generate interrupts when the following conditions are observed:

■ Transmit FIFO service (when the transmit FIFO is half full or less)

- Receive FIFO service (when the receive FIFO is half full or more)
- Receive FIFO time-out
- Receive FIFO overrun
- End of transmission

All of the interrupt events are ORed together before being sent to the interrupt controller, so the SSI generates a single interrupt request to the controller regardless of the number of active interrupts. Each of the four individual maskable interrupts can be masked by clearing the appropriate bit in the **SSI Interrupt Mask (SSIIM)** register (see page 783). Setting the appropriate mask bit enables the interrupt.

The individual outputs, along with a combined interrupt output, allow use of either a global interrupt service routine or modular device drivers to handle interrupts. The transmit and receive dynamic dataflow interrupts have been separated from the status interrupts so that data can be read or written in response to the FIFO trigger levels. The status of the individual interrupt sources can be read from the SSI Raw Interrupt Status (SSIRIS) and SSI Masked Interrupt Status (SSIMIS) registers (see page 784 and page 786, respectively).

The receive FIFO has a time-out period that is 32 periods at the rate of SSIC1k (whether or not SSIC1k is currently active) and is started when the RX FIFO goes from EMPTY to not-EMPTY. If the RX FIFO is emptied before 32 clocks have passed, the time-out period is reset. As a result, the ISR should clear the Receive FIFO Time-out Interrupt just after reading out the RX FIFO by writing a 1 to the RTIC bit in the SSI Interrupt Clear (SSIICR) register. The interrupt should not be cleared so late that the ISR returns before the interrupt is actually cleared, or the ISR may be re-activated unnecessarily.

The End-of-Transmission (EOT) interrupt indicates that the data has been transmitted completely. This interrupt can be used to indicate when it is safe to turn off the SSI module clock or enter sleep mode. In addition, because transmitted data and received data complete at exactly the same time, the interrupt can also indicate that read data is ready immediately, without waiting for the receive FIFO time-out period to complete.

15.3.4 Frame Formats

Each data frame is between 4 and 16 bits long, depending on the size of data programmed, and is transmitted starting with the MSB. There are three basic frame types that can be selected:

- Texas Instruments synchronous serial
- Freescale SPI
- MICROWIRE

For all three formats, the serial clock (SSIClk) is held inactive while the SSI is idle, and SSIClk transitions at the programmed frequency only during active transmission or reception of data. The idle state of SSIClk is utilized to provide a receive timeout indication that occurs when the receive FIFO still contains data after a timeout period.

For Freescale SPI and MICROWIRE frame formats, the serial frame (SSIFss) pin is active Low, and is asserted (pulled down) during the entire transmission of the frame.

For Texas Instruments synchronous serial frame format, the SSIFss pin is pulsed for one serial clock period starting at its rising edge, prior to the transmission of each frame. For this frame format,

both the SSI and the off-chip slave device drive their output data on the rising edge of SSIClk and latch data from the other device on the falling edge.

Unlike the full-duplex transmission of the other two frame formats, the MICROWIRE format uses a special master-slave messaging technique which operates at half-duplex. In this mode, when a frame begins, an 8-bit control message is transmitted to the off-chip slave. During this transmit, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

15.3.4.1 Texas Instruments Synchronous Serial Frame Format

Figure 15-2 on page 764 shows the Texas Instruments synchronous serial frame format for a single transmitted frame.




Figure 15-2. TI Synchronous Serial Frame Format (Single Transfer)

In this mode, <code>SSIClk</code> and <code>SSIFss</code> are forced Low, and the transmit data line <code>SSITx</code> is tristated whenever the SSI is idle. Once the bottom entry of the transmit FIFO contains data, <code>SSIFss</code> is pulsed High for one <code>SSIClk</code> period. The value to be transmitted is also transferred from the transmit FIFO to the serial shift register of the transmit logic. On the next rising edge of <code>SSIClk</code>, the MSB of the 4 to 16-bit data frame is shifted out on the <code>SSITx</code> pin. Likewise, the MSB of the received data is shifted onto the <code>SSIRx</code> pin by the off-chip serial slave device.

Both the SSI and the off-chip serial slave device then clock each data bit into their serial shifter on each falling edge of SSIClk. The received data is transferred from the serial shifter to the receive FIFO on the first rising edge of SSIClk after the LSB has been latched.

Figure 15-3 on page 765 shows the Texas Instruments synchronous serial frame format when back-to-back frames are transmitted.




Figure 15-3. TI Synchronous Serial Frame Format (Continuous Transfer)

15.3.4.2 Freescale SPI Frame Format

The Freescale SPI interface is a four-wire interface where the SSIFss signal behaves as a slave select. The main feature of the Freescale SPI format is that the inactive state and phase of the SSIClk signal are programmable through the SPO and SPH bits in the **SSISCR0** control register.

SPO Clock Polarity Bit

When the SPO clock polarity control bit is clear, it produces a steady state Low value on the SSIClk pin. If the SPO bit is set, a steady state High value is placed on the SSIClk pin when data is not being transferred.

SPH Phase Control Bit

The SPH phase control bit selects the clock edge that captures data and allows it to change state. The state of this bit has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. When the SPH phase control bit is clear, data is captured on the first clock edge transition. If the SPH bit is set, data is captured on the second clock edge transition.

15.3.4.3 Freescale SPI Frame Format with SPO=0 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=0 and SPH=0 are shown in Figure 15-4 on page 765 and Figure 15-5 on page 766.




Figure 15-4. Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0

March 19, 2011 765




Figure 15-5. Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0

In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and valid data is in the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low, causing slave data to be enabled onto the SSIRx input line of the master. The master SSITx output pad is enabled.

One half SSIC1k period later, valid master data is transferred to the SSITx pin. Once both the master and slave data have been set, the SSIC1k master clock pin goes High after one additional half SSIC1k period.

The data is now captured on the rising and propagated on the falling edges of the SSIClk signal.

In the case of a single word transmission, after all bits of the data word have been transferred, the SSIFss line is returned to its idle High state one SSIC1k period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is clear. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIClk period after the last bit has been captured.

15.3.4.4 Freescale SPI Frame Format with SPO=0 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=0 and SPH=1 is shown in Figure 15-6 on page 767, which covers both single and continuous transfers.

Figure 15-6. Freescale SPI Frame Format with SPO=0 and SPH=1

Note: Q is undefined.

In this configuration, during idle periods:

- SSIC1k is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and valid data is in the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output is enabled. After an additional one-half SSIC1k period, both master and slave valid data are enabled onto their respective transmission lines. At the same time, the SSIC1k is enabled with a rising edge transition.

Data is then captured on the falling edges and propagated on the rising edges of the SSIC1k signal.

In the case of a single word transfer, after all bits have been transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

For continuous back-to-back transfers, the SSIFss pin is held Low between successive data words, and termination is the same as that of the single word transfer.

15.3.4.5 Freescale SPI Frame Format with SPO=1 and SPH=0

Q is undefined.

Note:

Single and continuous transmission signal sequences for Freescale SPI format with SPO=1 and SPH=0 are shown in Figure 15-7 on page 767 and Figure 15-8 on page 768.




Figure 15-7. Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0

March 19, 2011 767




Figure 15-8. Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0

In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and valid data is in the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low, causing slave data to be immediately transferred onto the SSIRx line of the master. The master SSITx output pad is enabled.

One-half period later, valid master data is transferred to the SSITx line. Once both the master and slave data have been set, the SSIClk master clock pin becomes Low after one additional half SSIClk period, meaning that data is captured on the falling edges and propagated on the rising edges of the SSIClk signal.

In the case of a single word transmission, after all bits of the data word are transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is clear. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIClk period after the last bit has been captured.

15.3.4.6 Freescale SPI Frame Format with SPO=1 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=1 and SPH=1 is shown in Figure 15-9 on page 769, which covers both single and continuous transfers.

SSICIK

SSIFss

SSIRX

Q MSB

4 to 16 bits

SSITX

MSB

LSB Q

LSB

LSB

Figure 15-9. Freescale SPI Frame Format with SPO=1 and SPH=1

Note: Q is undefined.

In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and valid data is in the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output pad is enabled. After an additional one-half SSIClk period, both master and slave data are enabled onto their respective transmission lines. At the same time, SSIClk is enabled with a falling edge transition. Data is then captured on the rising edges and propagated on the falling edges of the SSIClk signal.

After all bits have been transferred, in the case of a single word transmission, the SSIFss line is returned to its idle high state one SSIClk period after the last bit has been captured.

For continuous back-to-back transmissions, the SSIFss pin remains in its active Low state until the final bit of the last word has been captured and then returns to its idle state as described above.

For continuous back-to-back transfers, the SSIFss pin is held Low between successive data words and termination is the same as that of the single word transfer.

15.3.4.7 MICROWIRE Frame Format

Figure 15-10 on page 769 shows the MICROWIRE frame format for a single frame. Figure 15-11 on page 770 shows the same format when back-to-back frames are transmitted.




Figure 15-10. MICROWIRE Frame Format (Single Frame)

March 19, 2011 769

MICROWIRE format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex and uses a master-slave message passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SSI to the off-chip slave device. During this transmission, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the required data. The returned data is 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

In this configuration, during idle periods:

- SSIC1k is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low

A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of SSIFss causes the value contained in the bottom entry of the transmit FIFO to be transferred to the serial shift register of the transmit logic and the MSB of the 8-bit control frame to be shifted out onto the SSITx pin. SSIFss remains Low for the duration of the frame transmission. The SSIRx pin remains tristated during this transmission.

The off-chip serial slave device latches each control bit into its serial shifter on each rising edge of <code>SSIClk</code>. After the last bit is latched by the slave device, the control byte is decoded during a one clock wait-state, and the slave responds by transmitting data back to the SSI. Each bit is driven onto the <code>SSIRx</code> line on the falling edge of <code>SSIClk</code>. The SSI in turn latches each bit on the rising edge of <code>SSIClk</code>. At the end of the frame, for single transfers, the <code>SSIFss</code> signal is pulled High one clock period after the last bit has been latched in the receive serial shifter, causing the data to be transferred to the receive FIFO.

Note: The off-chip slave device can tristate the receive line either on the falling edge of SSIClk after the LSB has been latched by the receive shifter or when the SSIFss pin goes High.

For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SSIFss line is continuously asserted (held Low) and transmission of data occurs back-to-back. The control byte of the next frame follows directly after the LSB of the received data from the current frame. Each of the received values is transferred from the receive shifter on the falling edge of SSIClk, after the LSB of the frame has been latched into the SSI.




Figure 15-11. MICROWIRE Frame Format (Continuous Transfer)

In the MICROWIRE mode, the SSI slave samples the first bit of receive data on the rising edge of SSIClk after SSIFss has gone Low. Masters that drive a free-running SSIClk must ensure that the SSIFss signal has sufficient setup and hold margins with respect to the rising edge of SSIClk.

Figure 15-12 on page 771 illustrates these setup and hold time requirements. With respect to the SSIClk rising edge on which the first bit of receive data is to be sampled by the SSI slave, SSIFSS must have a setup of at least two times the period of SSIClk on which the SSI operates. With respect to the SSIClk rising edge previous to this edge, SSIFSS must have a hold of at least one SSIClk period.




Figure 15-12. MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements

15.3.5 DMA Operation

The SSI peripheral provides an interface to the μ DMA controller with separate channels for transmit and receive. The μ DMA operation of the SSI is enabled through the **SSI DMA Control (SSIDMACTL)** register. When μ DMA operation is enabled, the SSI asserts a μ DMA request on the receive or transmit channel when the associated FIFO can transfer data. For the receive channel, a single transfer request is asserted whenever any data is in the receive FIFO. A burst transfer request is asserted whenever the amount of data in the receive FIFO is 4 or more items. For the transmit channel, a single transfer request is asserted whenever at least one empty location is in the transmit FIFO. The burst request is asserted whenever the transmit FIFO has 4 or more empty slots. The single and burst μ DMA transfer requests are handled automatically by the μ DMA controller depending how the μ DMA channel is configured. To enable μ DMA operation for the receive channel, the RXDMAE bit of the **DMA Control (SSIDMACTL)** register should be set. To enable μ DMA operation for the transmit channel, the TXDMAE bit of **SSIDMACTL** should be set. If μ DMA is enabled, then the μ DMA controller triggers an interrupt when a transfer is complete. The interrupt occurs on the SSI interrupt vector. Therefore, if interrupts are used for SSI operation and μ DMA is enabled, the SSI interrupt handler must be designed to handle the μ DMA completion interrupt.

See "Micro Direct Memory Access (μ DMA)" on page 363 for more details about programming the μ DMA controller.

15.4 Initialization and Configuration

To enable and initialize the SSI, the following steps are necessary:

- 1. Enable the SSI module by setting the SSI bit in the RCGC1 register (see page 274).
- 2. Enable the clock to the appropriate GPIO module via the RCGC2 register (see page 283). To find out which GPIO port to enable, refer to Table 23-5 on page 1164.
- 3. Set the GPIO AFSEL bits for the appropriate pins (see page 445). To determine which GPIOs to configure, see Table 23-4 on page 1157.
- **4.** Configure the PMCn fields in the **GPIOPCTL** register to assign the SSI signals to the appropriate pins. See page 463 and Table 23-5 on page 1164.

For each of the frame formats, the SSI is configured using the following steps:

- 1. Ensure that the SSE bit in the SSICR1 register is clear before making any configuration changes.
- 2. Select whether the SSI is a master or slave:
 - **a.** For master operations, set the **SSICR1** register to 0x0000.0000.
 - **b.** For slave mode (output enabled), set the **SSICR1** register to 0x0000.0004.
 - c. For slave mode (output disabled), set the **SSICR1** register to 0x0000.000C.
- 3. Configure the clock prescale divisor by writing the SSICPSR register.
- 4. Write the SSICR0 register with the following configuration:
 - Serial clock rate (SCR)
 - Desired clock phase/polarity, if using Freescale SPI mode (SPH and SPO)
 - The protocol mode: Freescale SPI, TI SSF, MICROWIRE (FRF)
 - The data size (DSS)
- **5.** Optionally, configure the μDMA channel (see "Micro Direct Memory Access (μDMA)" on page 363) and enable the DMA option(s) in the **SSIDMACTL** register.
- 6. Enable the SSI by setting the SSE bit in the SSICR1 register.

As an example, assume the SSI must be configured to operate with the following parameters:

- Master operation
- Freescale SPI mode (SPO=1, SPH=1)
- 1 Mbps bit rate
- 8 data bits

Assuming the system clock is 20 MHz, the bit rate calculation would be:

```
SSIClk = SysClk / (CPSDVSR * (1 + SCR)) 1x106 = 20x106 / (CPSDVSR * (1 + SCR))
```

In this case, if CPSDVSR=0x2, SCR must be 0x9.

The configuration sequence would be as follows:

- 1. Ensure that the SSE bit in the SSICR1 register is clear.
- 2. Write the SSICR1 register with a value of 0x0000.0000.
- 3. Write the **SSICPSR** register with a value of 0x0000.0002.
- **4.** Write the **SSICR0** register with a value of 0x0000.09C7.
- 5. The SSI is then enabled by setting the SSE bit in the SSICR1 register.

15.5 Register Map

Table 15-3 on page 773 lists the SSI registers. The offset listed is a hexadecimal increment to the register's address, relative to that SSI module's base address:

SSI0: 0x4000.8000SSI1: 0x4000.9000

Note that the SSI module clock must be enabled before the registers can be programmed (see page 274). There must be a delay of 3 system clocks after the SSI module clock is enabled before any SSI module registers are accessed.

Note: The SSI must be disabled (see the SSE bit in the **SSICR1** register) before any of the control registers are reprogrammed.

Table 15-3. SSI Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	SSICR0	R/W	0x0000.0000	SSI Control 0	775
0x004	SSICR1	R/W	0x0000.0000	SSI Control 1	777
0x008	SSIDR	R/W	0x0000.0000	SSI Data	779
0x00C	SSISR	RO	0x0000.0003	SSI Status	780
0x010	SSICPSR	R/W	0x0000.0000	SSI Clock Prescale	782
0x014	SSIIM	R/W	0x0000.0000	SSI Interrupt Mask	783
0x018	SSIRIS	RO	0x0000.0008	SSI Raw Interrupt Status	784
0x01C	SSIMIS	RO	0x0000.0000	SSI Masked Interrupt Status	786
0x020	SSIICR	W1C	0x0000.0000	SSI Interrupt Clear	788
0x024	SSIDMACTL	R/W	0x0000.0000	SSI DMA Control	789
0xFD0	SSIPeriphID4	RO	0x0000.0000	SSI Peripheral Identification 4	790
0xFD4	SSIPeriphID5	RO	0x0000.0000	SSI Peripheral Identification 5	791
0xFD8	SSIPeriphID6	RO	0x0000.0000	SSI Peripheral Identification 6	792
0xFDC	SSIPeriphID7	RO	0x0000.0000	SSI Peripheral Identification 7	793
0xFE0	SSIPeriphID0	RO	0x0000.0022	SSI Peripheral Identification 0	794
0xFE4	SSIPeriphID1	RO	0x0000.0000	SSI Peripheral Identification 1	795
0xFE8	SSIPeriphID2	RO	0x0000.0018	SSI Peripheral Identification 2	796
0xFEC	SSIPeriphID3	RO	0x0000.0001	SSI Peripheral Identification 3	797
0xFF0	SSIPCellID0	RO	0x0000.000D	SSI PrimeCell Identification 0	798
0xFF4	SSIPCellID1	RO	0x0000.00F0	SSI PrimeCell Identification 1	799
0xFF8	SSIPCellID2	RO	0x0000.0005	SSI PrimeCell Identification 2	800
0xFFC	SSIPCellID3	RO	0x0000.00B1	SSI PrimeCell Identification 3	801

15.6 Register Descriptions

The remainder of this section lists and describes the SSI registers, in numerical order by address offset.


Register 1: SSI Control 0 (SSICR0), offset 0x000

The **SSICR0** register contains bit fields that control various functions within the SSI module. Functionality such as protocol mode, clock rate, and data size are configured in this register.

SSI Control 0 (SSICR0)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x000

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:8	SCR	R/W	0x00	SSI Serial Clock Rate This bit field is used to generate the transmit and receive bit rate of the SSI. The bit rate is:
7	SPH	R/W	0	SSI Serial Clock Phase This bit is only applicable to the Freescale SPI Format. The SPH control bit selects the clock edge that captures data and allows it to change state. This bit has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. Value Description Data is captured on the first clock edge transition.
				Data is captured on the second clock edge transition.
6	SPO	R/W	0	SSI Serial Clock Polarity

Value Description

- 0 A steady state Low value is placed on the SSIClk pin.
- A steady state High value is placed on the SSIClk pin when data is not being transferred.

Bit/Field	Name	Туре	Reset	Description
5:4	FRF	R/W	0x0	SSI Frame Format Select
				Value Frame Format 0x0 Freescale SPI Frame Format 0x1 Texas Instruments Synchronous Serial Frame Format 0x2 MICROWIRE Frame Format 0x3 Reserved
3:0	DSS	R/W	0x0	SSI Data Size Select
				Value Data Size
				0x0-0x2 Reserved
				0x3 4-bit data
				0x4 5-bit data
				0x5 6-bit data
				0x6 7-bit data
				0x7 8-bit data
				0x8 9-bit data
				0x9 10-bit data
				0xA 11-bit data
				0xB 12-bit data
				0xC 13-bit data
				0xD 14-bit data
				0xE 15-bit data
				0xF 16-bit data

Register 2: SSI Control 1 (SSICR1), offset 0x004

The SSICR1 register contains bit fields that control various functions within the SSI module. Master and slave mode functionality is controlled by this register.

SSI Control 1 (SSICR1)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x004


Bit/Field

Name

Type

Reset

Type R/W, reset 0x0000.0000



Description

31:5	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	EOT	R/W	0	End of Transmission
				Value Description
				0 The TXRIS interrupt indicates that the transmit FIFO is half full or less.
				1 The End of Transmit interrupt mode for the TXRIS interrupt is enabled.
3	SOD	R/W	0	SSI Slave Mode Output Disable This bit is relevant only in the Slave mode (MS=1). In multiple-slave systems, it is possible for the SSI master to broadcast a message to all slaves in the system while ensuring that only one slave drives data onto the serial output line. In such systems, the TXD lines from multiple slaves could be tied together. To operate in such a system, the SOD bit can be configured so that the SSI slave does not drive the SSITx pin.
				Value Description 0 SSI can drive the SSITx output in Slave mode.
				1 SSI must not drive the SSITX output in Slave mode.
				1 331 must not unive the 3511x output in Slave mode.
2	MS	R/W	0	SSI Master/Slave Select

Value Description

the SSI is disabled (SSE=0).

The SSI is configured as a master.

This bit selects Master or Slave mode and can be modified only when

1 The SSI is configured as a slave.

Bit/Field	Name	Туре	Reset	Description				
1	SSE	R/W	0	SSI Synchronous Serial Port Enable				
				Value Description 0 SSI operation is disabled.				
				1 SSI operation is enabled.				
				Note: This bit must be cleared before any control registers are reprogrammed.				
0	LBM	R/W	0	SSI Loopback Mode				
				Value Description				

- 0 Normal serial port operation enabled.
- Output of the transmit serial shift register is connected internally to the input of the receive serial shift register.

Register 3: SSI Data (SSIDR), offset 0x008

Important: This register is read-sensitive. See the register description for details.

The **SSIDR** register is 16-bits wide. When the **SSIDR** register is read, the entry in the receive FIFO that is pointed to by the current FIFO read pointer is accessed. When a data value is removed by the SSI receive logic from the incoming data frame, it is placed into the entry in the receive FIFO pointed to by the current FIFO write pointer.

When the **SSIDR** register is written to, the entry in the transmit FIFO that is pointed to by the write pointer is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. Each data value is loaded into the transmit serial shifter, then serially shifted out onto the SSITX pin at the programmed bit rate.

When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.


When the SSI is programmed for MICROWIRE frame format, the default size for transmit data is eight bits (the most significant byte is ignored). The receive data size is controlled by the programmer. The transmit FIFO and the receive FIFO are not cleared even when the SSE bit in the **SSICR1** register is cleared, allowing the software to fill the transmit FIFO before enabling the SSI.

SSI Data (SSIDR)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000

Offset 0x008

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	DATA	R/W	0x0000	SSI Receive/Transmit Data

A read operation reads the receive FIFO. A write operation writes the transmit FIFO.

Software must right-justify data when the SSI is programmed for a data size that is less than 16 bits. Unused bits at the top are ignored by the transmit logic. The receive logic automatically right-justifies the data.

TNF

RO

Register 4: SSI Status (SSISR), offset 0x00C

The **SSISR** register contains bits that indicate the FIFO fill status and the SSI busy status.

SSI Status (SSISR)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x00C Type RO, reset 0x0000.0003

туре	RO, rese	UXUUUU	0.0003													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1			1		rese	rved		1	1		1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•					reserve	d .		'		•	BSY	RFF	RNE	TNF	TFE
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
В	sit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
					.,	, ,										
	31:5		reserv	/ed	R	0	0x0000.00					he value				vide hould be
												dify-write			eu bit si	nould be
			500		_	_	•	001	D D''							
	4		BS	Y	R	O	0	SSI	Busy Bit							
								Valu	ue Desc	ription						
								0	The S	SSI is id	le.					
								1				ransmitti		r receivi	ng a frai	me, or
									the tr	ansmit F	FIFO is r	not empty	/ .			
	3		RFI	F	R	0	0	SSI	Receive	FIFO F	ull					
								Valı	ue Desc	ription						
								0	The	eceive f	FIFO is r	not full.				
								1	The	eceive f	FIFO is f	ull.				
	2		RNI	E	R	0	0	SSI	Receive	FIFO N	ot Empty	y				
								\/alı	ue Desc	rintion						
								0		•	FIFO is e	emnty				
								1				not empty	,			
								ı	11161	eceive i	11 0 15 1	ior empr	у.			

Value Description

SSI Transmit FIFO Not Full

0 The transmit FIFO is full.

The transmit FIFO is not full.

Bit/Field	Name	Type	Reset	Description
0	TFE	RO	1	SSI Transmit FIFO Empty
				Value Description
				0 The transmit FIFO is not empty.
				1 The transmit FIFO is empty.

Register 5: SSI Clock Prescale (SSICPSR), offset 0x010

The **SSICPSR** register specifies the division factor which is used to derive the SSIC1k from the system clock. The clock is further divided by a value from 1 to 256, which is 1 + SCR. SCR is programmed in the **SSICR0** register. The frequency of the SSIC1k is defined by:


$$SSIClk = SysClk / (CPSDVSR * (1 + SCR))$$

The value programmed into this register must be an even number between 2 and 254. The least-significant bit of the programmed number is hard-coded to zero. If an odd number is written to this register, data read back from this register has the least-significant bit as zero.

SSI Clock Prescale (SSICPSR)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x010

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CPSDVSR	R/W	0x00	SSI Clock Prescale Divisor

This value must be an even number from 2 to 254, depending on the frequency of ${\tt SSIClk}.$ The LSB always returns 0 on reads.

Register 6: SSI Interrupt Mask (SSIIM), offset 0x014

The **SSIIM** register is the interrupt mask set or clear register. It is a read/write register and all bits are cleared on reset.


On a read, this register gives the current value of the mask on the corresponding interrupt. Setting a bit sets the mask, preventing the interrupt from being signaled to the interrupt controller. Clearing a bit clears the corresponding mask, enabling the interrupt to be sent to the interrupt controller.

SSI Interrupt Mask (SSIIM)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000

Offset 0x014

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	TXIM	R/W	0	SSI Transmit FIFO Interrupt Mask
				Value Description
				0 The transmit FIFO interrupt is masked.
				1 The transmit FIFO interrupt is not masked.
2	RXIM	R/W	0	SSI Receive FIFO Interrupt Mask
				Value Description
				0 The receive FIFO interrupt is masked.
				1 The receive FIFO interrupt is not masked.
1	RTIM	R/W	0	SSI Receive Time-Out Interrupt Mask
				Value Description
				The receive FIFO time-out interrupt is masked.
				1 The receive FIFO time-out interrupt is not masked.
0	RORIM	R/W	0	SSI Receive Overrun Interrupt Mask
				Value Description
				The receive FIFO overrun interrupt is masked.

The receive FIFO overrun interrupt is not masked.


Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018

The SSIRIS register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

SSI Raw Interrupt Status (SSIRIS)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x018

Type RO, reset 0x0000.0008



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	TXRIS	RO	1	SSI Transmit FIFO Raw Interrupt Status
				Value Description
				0 No interrupt.
				1 If the EOT bit in the SSICR1 register is clear, the transmit FIFO is half full or less.
				If the ${\tt EOT}$ bit is set, the transmit FIFO is empty, and the last bit has been transmitted out of the serializer.
				This bit is cleared when the transmit FIFO is more than half full (if the EOT bit is clear) or when it has any data in it (if the EOT bit is set).
2	RXRIS	RO	0	SSI Receive FIFO Raw Interrupt Status
				Value Description
				0 No interrupt.
				1 The receive FIFO is half full or more.
				This bit is cleared when the receive FIFO is less than half full.
1	RTRIS	RO	0	SSI Receive Time-Out Raw Interrupt Status
				Value Description
				0 No interrupt.
				1 The receive time-out has occurred.

This bit is cleared when a 1 is written to the RTIC bit in the SSI Interrupt Clear (SSIICR) register.

Bit/Field	Name	Type	Reset	Description
0	RORRIS	RO	0	SSI Receive Overrun Raw Interrupt Status
				Value Description
				0 No interrupt.
				1 The receive FIFO has overflowed
				This bit is cleared when a 1 is written to the RORIC bit in the SSI Interrupt Clear (SSIICR) register.


Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C

The **SSIMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

SSI Masked Interrupt Status (SSIMIS)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x01C

Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	TXMIS	RO	0	SSI Transmit FIFO Masked Interrupt Status
				Value Description
				O An interrupt has not occurred or is masked.
				An unmasked interrupt was signaled due to the transmit FIFO being half full or less (if the EOT bit is clear) or due to the transmission of the last data bit (if the EOT bit is set).
				This bit is cleared when the transmit FIFO is more than half full (if the ${\tt EOT}$ bit is clear) or when it has any data in it (if the ${\tt EOT}$ bit is set).
2	RXMIS	RO	0	SSI Receive FIFO Masked Interrupt Status
				Value Description
				O An interrupt has not occurred or is masked.
				An unmasked interrupt was signaled due to the receive FIFO being half full or less.
				This bit is cleared when the receive FIFO is less than half full.
1	RTMIS	RO	0	SSI Receive Time-Out Masked Interrupt Status
				Value Description

- 0 An interrupt has not occurred or is masked.
- 1 An unmasked interrupt was signaled due to the receive time

This bit is cleared when a 1 is written to the RTIC bit in the SSI Interrupt Clear (SSIICR) register.

Bit/Field	Name	Туре	Reset	Description
0	RORMIS	RO	0	SSI Receive Overrun Masked Interrupt Status
				Value Description O An interrupt has not occurred or is masked. An unmasked interrupt was signaled due to the receive FIFO overflowing.
				This bit is cleared when a 1 is written to the RORIC bit in the SSI Interrupt Clear (SSIICR) register.


March 19, 2011 787

Register 9: SSI Interrupt Clear (SSIICR), offset 0x020

The **SSIICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

SSI Interrupt Clear (SSIICR)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x020 Type W1C, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	RTIC	W1C	0	SSI Receive Time-Out Interrupt Clear Writing a 1 to this bit clears the RTRIS bit in the SSIRIS register and the RTMIS bit in the SSIMIS register.
0	RORIC	W1C	0	SSI Receive Overrun Interrupt Clear Writing a 1 to this bit clears the RORRIS bit in the SSIRIS register and the RORMIS bit in the SSIMIS register.


Register 10: SSI DMA Control (SSIDMACTL), offset 0x024

The **SSIDMACTL** register is the μ DMA control register.

SSI DMA Control (SSIDMACTL)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x024

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	TXDMAE	R/W	0	Transmit DMA Enable
				Value Description
				0 μ DMA for the transmit FIFO is disabled.
				1 μDMA for the transmit FIFO is enabled.
0	RXDMAE	R/W	0	Receive DMA Enable

Value Description

μDMA for the receive FIFO is disabled.

μDMA for the receive FIFO is enabled.


Register 11: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 4 (SSIPeriphID4)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFD0 Type RO, reset 0x0000.0000

790



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID4	RO	0x00	SSI Peripheral ID Register [7:0] Can be used by software to identify the presence of this peripheral

March 19, 2011


Register 12: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 5 (SSIPeriphID5)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFD4

Type RO, reset 0x0000.0000



Bit/Field	Name	туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID5	RO	0x00	SSI Peripheral ID Register [15:8] Can be used by software to identify the presence of this peripheral.

March 19, 2011 791


Register 13: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 6 (SSIPeriphID6)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFD8

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID6	RO	0x00	SSI Peripheral ID Register [23:16] Can be used by software to identify the presence of this peripheral.


Register 14: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 7 (SSIPeriphID7)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFDC

Type RO, reset 0x0000.0000



Bit/Field	Name	туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID7	RO	0x00	SSI Peripheral ID Register [31:24] Can be used by software to identify the presence of this peripheral.

March 19, 2011 793


Register 15: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 0 (SSIPeriphID0)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFE0

Type RO, reset 0x0000.0022



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID0	RO	0x22	SSI Peripheral ID Register [7:0] Can be used by software to identify the presence of this peripheral


Register 16: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 1 (SSIPeriphID1)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFE4

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID1	RO	0x00	SSI Peripheral ID Register [15:8] Can be used by software to identify the presence of this peripheral.

March 19, 2011 795


Register 17: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 2 (SSIPeriphID2)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFE8

Type RO, reset 0x0000.0018



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID2	RO	0x18	SSI Peripheral ID Register [23:16] Can be used by software to identify the presence of this peripheral.


Register 18: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 3 (SSIPeriphID3)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFEC

Type RO, reset 0x0000.0001



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID3	RO	0x01	SSI Peripheral ID Register [31:24] Can be used by software to identify the presence of this peripheral.

March 19, 2011 797


Register 19: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 0 (SSIPCellID0)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFF0

Type RO, reset 0x0000.000D



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID0	RO	0x0D	SSI PrimeCell ID Register [7:0]

Provides software a standard cross-peripheral identification system.


Register 20: SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 1 (SSIPCelIID1)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFF4

Type RO, reset 0x0000.00F0



Bit/Field	Name	туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID1	RO	0xF0	SSI PrimeCell ID Register [15:8] Provides software a standard cross-peripheral identification system.

March 19, 2011 799


Register 21: SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 2 (SSIPCelIID2)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFF8

Type RO, reset 0x0000.0005



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID2	RO	0x05	SSI PrimeCell ID Register [23:16]

Provides software a standard cross-peripheral identification system.


Register 22: SSI PrimeCell Identification 3 (SSIPCelIID3), offset 0xFFC

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 3 (SSIPCelIID3)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFFC

Type RO, reset 0x0000.00B1



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID3	RO	0xB1	SSI PrimeCell ID Register [31:24]

Provides software a standard cross-peripheral identification system.

16 Inter-Integrated Circuit (I²C) Interface


The Inter-Integrated Circuit (I²C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL), and interfaces to external I²C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I²C bus may also be used for system testing and diagnostic purposes in product development and manufacture. The LM3S9790 microcontroller includes two I²C modules, providing the ability to interact (both transmit and receive) with other I²C devices on the bus.

The Stellaris[®] LM3S9790 controller includes two I²C modules with the following features:

- Devices on the I²C bus can be designated as either a master or a slave
 - Supports both transmitting and receiving data as either a master or a slave
 - Supports simultaneous master and slave operation
- Four I²C modes
 - Master transmit
 - Master receive
 - Slave transmit
 - Slave receive
- Two transmission speeds: Standard (100 Kbps) and Fast (400 Kbps)
- Master and slave interrupt generation
 - Master generates interrupts when a transmit or receive operation completes (or aborts due to an error)
 - Slave generates interrupts when data has been transferred or requested by a master or when a START or STOP condition is detected
- Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode

16.1 Block Diagram

Figure 16-1. I²C Block Diagram



16.2 Signal Description

Table 16-1 on page 803 and Table 16-2 on page 803 list the external signals of the I^2C interface and describe the function of each. The I^2C interface signals are alternate functions for some GPIO signals and default to be GPIO signals at reset., with the exception of the I2C0SCL and I2CSDA pins which default to the I^2C function. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for the I^2C signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 445) should be set to choose the I^2C function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 463) to assign the I^2C signal to the specified GPIO port pin. Note that the I^2C pins should be set to open drain using the **GPIO Open Drain Select (GPIOODR)** register. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 421.

Table 16-1. Signals for I2C (100LQFP)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
I2C0SCL	72	PB2 (1)	I/O	OD	I ² C module 0 clock.
I2C0SDA	65	PB3 (1)	I/O	OD	I ² C module 0 data.
I2C1SCL	14 19 26 34	PJ0 (11) PG0 (3) PA0 (8) PA6 (1)	I/O	OD	I ² C module 1 clock.
I2C1SDA	18 27 35 87	PG1 (3) PA1 (8) PA7 (1) PJ1 (11)	I/O	OD	I ² C module 1 data.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 16-2. Signals for I2C (108BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
I2C0SCL	A11	PB2 (1)	I/O	OD	I ² C module 0 clock.

Table 16-2. Signals for I2C (1	08BGA) (continued)
--------------------------------	--------------------

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
I2C0SDA	E11	PB3 (1)	I/O	OD	I ² C module 0 data.
I2C1SCL	F3 K1 L3 L6	PJ0 (11) PG0 (3) PA0 (8) PA6 (1)	I/O	OD	I ² C module 1 clock.
I2C1SDA	K2 M3 M6 B6	PG1 (3) PA1 (8) PA7 (1) PJ1 (11)	I/O	OD	I ² C module 1 data.


a. The TTL designation indicates the pin has TTL-compatible voltage levels.

16.3 Functional Description

Each I²C module is comprised of both master and slave functions. For proper operation, the SDA and SCL pins must be configured as open-drain signals. A typical I²C bus configuration is shown in Figure 16-2.

See "Inter-Integrated Circuit (I²C) Interface" on page 1229 for I²C timing diagrams.

Figure 16-2. I²C Bus Configuration



16.3.1 I²C Bus Functional Overview

The I²C bus uses only two signals: SDA and SCL, named I2CSDA and I2CSCL on Stellaris microcontrollers. SDA is the bi-directional serial data line and SCL is the bi-directional serial clock line. The bus is considered idle when both lines are High.

Every transaction on the I²C bus is nine bits long, consisting of eight data bits and a single acknowledge bit. The number of bytes per transfer (defined as the time between a valid START and STOP condition, described in "START and STOP Conditions" on page 804) is unrestricted, but each byte has to be followed by an acknowledge bit, and data must be transferred MSB first. When a receiver cannot receive another complete byte, it can hold the clock line SCL Low and force the transmitter into a wait state. The data transfer continues when the receiver releases the clock SCL.

16.3.1.1 START and STOP Conditions

The protocol of the I²C bus defines two states to begin and end a transaction: START and STOP. A High-to-Low transition on the SDA line while the SCL is High is defined as a START condition, and a Low-to-High transition on the SDA line while SCL is High is defined as a STOP condition. The bus is considered busy after a START condition and free after a STOP condition. See Figure 16-3.

Figure 16-3. START and STOP Conditions




The STOP bit determines if the cycle stops at the end of the data cycle or continues on to a repeated START condition. To generate a single transmit cycle, the I^2C Master Slave Address (I2CMSA) register is written with the desired address, the R/S bit is cleared, and the Control register is written with ACK=X (0 or 1), STOP=1, START=1, and RUN=1 to perform the operation and stop. When the operation is completed (or aborted due an error), the interrupt pin becomes active and the data may be read from the I^2C Master Data (I2CMDR) register. When the I^2C module operates in Master receiver mode, the ACK bit is normally set causing the I^2C bus controller to transmit an acknowledge automatically after each byte. This bit must be cleared when the I^2C bus controller requires no further data to be transmitted from the slave transmitter.

When operating in slave mode, two bits in the I²C Slave Raw Interrupt Status (I2CSRIS) register indicate detection of start and stop conditions on the bus; while two bits in the I²C Slave Masked Interrupt Status (I2CSMIS) register allow start and stop conditions to be promoted to controller interrupts (when interrupts are enabled).

16.3.1.2 Data Format with 7-Bit Address

Data transfers follow the format shown in Figure 16-4. After the START condition, a slave address is transmitted. This address is 7-bits long followed by an eighth bit, which is a data direction bit (\mathbb{R}/\mathbb{S} bit in the **I2CMSA** register). If the \mathbb{R}/\mathbb{S} bit is clear, it indicates a transmit operation (send), and if it is set, it indicates a request for data (receive). A data transfer is always terminated by a STOP condition generated by the master, however, a master can initiate communications with another device on the bus by generating a repeated START condition and addressing another slave without first generating a STOP condition. Various combinations of receive/transmit formats are then possible within a single transfer.


Figure 16-4. Complete Data Transfer with a 7-Bit Address



The first seven bits of the first byte make up the slave address (see Figure 16-5). The eighth bit determines the direction of the message. A zero in the R/S position of the first byte means that the master transmits (sends) data to the selected slave, and a one in this position means that the master receives data from the slave.

March 19, 2011 805


Figure 16-5. R/S Bit in First Byte



16.3.1.3 Data Validity

The data on the SDA line must be stable during the high period of the clock, and the data line can only change when SCL is Low (see Figure 16-6).

Figure 16-6. Data Validity During Bit Transfer on the I²C Bus



16.3.1.4 Acknowledge

All bus transactions have a required acknowledge clock cycle that is generated by the master. During the acknowledge cycle, the transmitter (which can be the master or slave) releases the SDA line. To acknowledge the transaction, the receiver must pull down SDA during the acknowledge clock cycle. The data transmitted out by the receiver during the acknowledge cycle must comply with the data validity requirements described in "Data Validity" on page 806.

When a slave receiver does not acknowledge the slave address, SDA must be left High by the slave so that the master can generate a STOP condition and abort the current transfer. If the master device is acting as a receiver during a transfer, it is responsible for acknowledging each transfer made by the slave. Because the master controls the number of bytes in the transfer, it signals the end of data to the slave transmitter by not generating an acknowledge on the last data byte. The slave transmitter must then release SDA to allow the master to generate the STOP or a repeated START condition.

16.3.1.5 Arbitration

A master may start a transfer only if the bus is idle. It's possible for two or more masters to generate a START condition within minimum hold time of the START condition. In these situations, an arbitration scheme takes place on the SDA line, while SCL is High. During arbitration, the first of the competing master devices to place a '1' (High) on SDA while another master transmits a '0' (Low) switches off its data output stage and retires until the bus is idle again.

Arbitration can take place over several bits. Its first stage is a comparison of address bits, and if both masters are trying to address the same device, arbitration continues on to the comparison of data bits.

16.3.2 Available Speed Modes

The I^2C bus can run in either Standard mode (100 kbps) or Fast mode (400 kbps). The selected mode should match the speed of the other I^2C devices on the bus.

16.3.2.1 Standard and Fast Modes

Standard and Fast modes are selected using a value in the I²C Master Timer Period (I2CMTPR) register that results in an SCL frequency of 100 kbps for Standard mode or 400 kbps for Fast mode.

The I^2C clock rate is determined by the parameters CLK_PRD , $TIMER_PRD$, SCL_LP , and SCL_HP where:

CLK_PRD is the system clock period

SCL_LP is the low phase of SCL (fixed at 6)

SCL_HP is the high phase of SCL (fixed at 4)

TIMER_PRD is the programmed value in the I2CMTPR register (see page 825).

The I²C clock period is calculated as follows:

For example:

 $CLK_PRD = 50 \text{ ns}$

TIMER PRD = 2

SCL_LP=6

SCL HP=4

yields a SCL frequency of:

1/SCL PERIOD = 333 Khz

Table 16-3 gives examples of the timer periods that should be used to generate both Standard and Fast mode SCL frequencies based on various system clock frequencies.

Table 16-3. Examples of I²C Master Timer Period versus Speed Mode

System Clock	Timer Period	Standard Mode	Timer Period	Fast Mode
4 MHz	0x01	100 Kbps	-	-
6 MHz	0x02	100 Kbps	-	-
12.5 MHz	0x06	89 Kbps	0x01	312 Kbps
16.7 MHz	0x08	93 Kbps	0x02	278 Kbps
20 MHz	0x09	100 Kbps	0x02	333 Kbps
25 MHz	0x0C	96.2 Kbps	0x03	312 Kbps
33 MHz	0x10	97.1 Kbps	0x04	330 Kbps
40 MHz	0x13	100 Kbps	0x04	400 Kbps
50 MHz	0x18	100 Kbps	0x06	357 Kbps
80 MHz	0x27	100 Kbps	0x09	400 Kbps

16.3.3 Interrupts

The I²C can generate interrupts when the following conditions are observed:

- Master transaction completed
- Master arbitration lost

- Master transaction error
- Slave transaction received
- Slave transaction requested
- Stop condition on bus detected
- Start condition on bus detected

The I²C master and I²C slave modules have separate interrupt signals. While both modules can generate interrupts for multiple conditions, only a single interrupt signal is sent to the interrupt controller.

16.3.3.1 I²C Master Interrupts

The I^2C master module generates an interrupt when a transaction completes (either transmit or receive), when arbitration is lost, or when an error occurs during a transaction. To enable the I^2C master interrupt, software must set the IM bit in the I^2C Master Interrupt Mask (I2CMIMR) register. When an interrupt condition is met, software must check the ERROR and ARBLST bits in the I^2C Master Control/Status (I2CMCS) register to verify that an error didn't occur during the last transaction and to ensure that arbitration has not been lost. An error condition is asserted if the last transaction wasn't acknowledged by the slave. If an error is not detected and the master has not lost arbitration, the application can proceed with the transfer. The interrupt is cleared by writing a 1 to the IC bit in the I^2C Master Interrupt Clear (I2CMICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the I²C Master Raw Interrupt Status (I2CMRIS) register.

16.3.3.2 I²C Slave Interrupts

The slave module can generate an interrupt when data has been received or requested. This interrupt is enabled by setting the DATAIM bit in the I^2C Slave Interrupt Mask (I2CSIMR) register. Software determines whether the module should write (transmit) or read (receive) data from the I^2C Slave Data (I2CSDR) register, by checking the RREQ and TREQ bits of the I^2C Slave Control/Status (I2CSCSR) register. If the slave module is in receive mode and the first byte of a transfer is received, the FBR bit is set along with the RREQ bit. The interrupt is cleared by setting the DATAIC bit in the I^2C Slave Interrupt Clear (I2CSICR) register.

In addition, the slave module can generate an interrupt when a start and stop condition is detected. These interrupts are enabled by setting the STARTIM and STOPIM bits of the I²C Slave Interrupt Mask (I2CSIMR) register and cleared by writing a 1 to the STOPIC and STARTIC bits of the I²C Slave Interrupt Clear (I2CSICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the I²C Slave Raw Interrupt Status (I2CSRIS) register.

16.3.4 Loopback Operation

The I²C modules can be placed into an internal loopback mode for diagnostic or debug work by setting the LPBK bit in the I²C Master Configuration (I2CMCR) register. In loopback mode, the SDA and SCL signals from the master and slave modules are tied together.

16.3.5 Command Sequence Flow Charts

This section details the steps required to perform the various I^2C transfer types in both master and slave mode.

16.3.5.1 I²C Master Command Sequences

The figures that follow show the command sequences available for the I²C master.




Figure 16-7. Master Single TRANSMIT




Figure 16-8. Master Single RECEIVE




Figure 16-9. Master TRANSMIT with Repeated START




Figure 16-10. Master RECEIVE with Repeated START




Figure 16-11. Master RECEIVE with Repeated START after TRANSMIT with Repeated START




Figure 16-12. Master TRANSMIT with Repeated START after RECEIVE with Repeated START

16.3.5.2 I²C Slave Command Sequences

Figure 16-13 on page 816 presents the command sequence available for the I²C slave.




Figure 16-13. Slave Command Sequence

16.4 Initialization and Configuration

The following example shows how to configure the I^2C module to transmit a single byte as a master. This assumes the system clock is 20 MHz.

- **1.** Enable the I²C clock by writing a value of 0x0000.1000 to the **RCGC1** register in the System Control module (see page 274).
- 2. Enable the clock to the appropriate GPIO module via the RCGC2 register in the System Control module (see page 283). To find out which GPIO port to enable, refer to Table 23-5 on page 1164.
- 3. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register (see page 445). To determine which GPIOs to configure, see Table 23-4 on page 1157.
- **4.** Enable the I²C pins for Open Drain operation. See page 450.
- **5.** Configure the PMCn fields in the **GPIOPCTL** register to assign the I²C signals to the appropriate pins. See page 463 and Table 23-5 on page 1164.
- **6.** Initialize the I²C Master by writing the **I2CMCR** register with a value of 0x0000.0010.

7. Set the desired SCL clock speed of 100 Kbps by writing the **I2CMTPR** register with the correct value. The value written to the **I2CMTPR** register represents the number of system clock periods in one SCL clock period. The TPR value is determined by the following equation:

```
TPR = (System Clock/(2*(SCL_LP + SCL_HP)*SCL_CLK))-1;
TPR = (20MHz/(2*(6+4)*100000))-1;
TPR = 9
```

Write the **I2CMTPR** register with the value of 0x0000.0009.

- **8.** Specify the slave address of the master and that the next operation is a Transmit by writing the **I2CMSA** register with a value of 0x0000.0076. This sets the slave address to 0x3B.
- **9.** Place data (byte) to be transmitted in the data register by writing the **I2CMDR** register with the desired data.
- **10.** Initiate a single byte transmit of the data from Master to Slave by writing the **I2CMCS** register with a value of 0x0000.0007 (STOP, START, RUN).
- 11. Wait until the transmission completes by polling the I2CMCS register's BUSBSY bit until it has been cleared.
- 12. Check the ERROR bit in the I2CMCS register to confirm the transmit was acknowledged.

16.5 Register Map

Table 16-4 on page 817 lists the I²C registers. All addresses given are relative to the I²C base address:

I²C 0: 0x4002.0000
 I²C 1: 0x4002.1000

Note that the I²C module clock must be enabled before the registers can be programmed (see page 274). There must be a delay of 3 system clocks after the I²C module clock is enabled before any I²C module registers are accessed.

The hw_i2c.h file in the StellarisWare[®] Driver Library uses a base address of 0x800 for the I²C slave registers. Be aware when using registers with offsets between 0x800 and 0x818 that StellarisWare uses an offset between 0x000 and 0x018 with the slave base address.

Table 16-4. Inter-Integrated Circuit (I²C) Interface Register Map

Offset	Name	Туре	Reset	Description	See page
I ² C Maste	r				
0x000	I2CMSA	R/W	0x0000.0000	I2C Master Slave Address	819
0x004	I2CMCS	R/W	0x0000.0000	I2C Master Control/Status	820
0x008	I2CMDR	R/W	0x0000.0000	I2C Master Data	824
0x00C	I2CMTPR	R/W	0x0000.0001	I2C Master Timer Period	825
0x010	I2CMIMR	R/W	0x0000.0000	I2C Master Interrupt Mask	826
0x014	I2CMRIS	RO	0x0000.0000	I2C Master Raw Interrupt Status	827

Table 16-4. Inter-Integrated Circuit (I²C) Interface Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x018	I2CMMIS	RO	0x0000.0000	I2C Master Masked Interrupt Status	828
0x01C	I2CMICR	WO	0x0000.0000	I2C Master Interrupt Clear	829
0x020	I2CMCR	R/W	0x0000.0000	I2C Master Configuration	830
I ² C Slave					
0x800	I2CSOAR	R/W	0x0000.0000	I2C Slave Own Address	831
0x804	I2CSCSR	RO	0x0000.0000	I2C Slave Control/Status	832
0x808	I2CSDR	R/W	0x0000.0000	I2C Slave Data	834
0x80C	I2CSIMR	R/W	0x0000.0000	I2C Slave Interrupt Mask	835
0x810	I2CSRIS	RO	0x0000.0000	I2C Slave Raw Interrupt Status	836
0x814	I2CSMIS	RO	0x0000.0000	I2C Slave Masked Interrupt Status	837
0x818	I2CSICR	WO	0x0000.0000	I2C Slave Interrupt Clear	838

16.6 Register Descriptions (I²C Master)

The remainder of this section lists and describes the I^2C master registers, in numerical order by address offset.

Register 1: I²C Master Slave Address (I2CMSA), offset 0x000


This register consists of eight bits: seven address bits (A6-A0), and a Receive/Send bit, which determines if the next operation is a Receive (High), or Transmit (Low).

I2C Master Slave Address (I2CMSA)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000

Offset 0x000

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:1	SA	R/W	0x00	I ² C Slave Address This field specifies bits A6 through A0 of the slave address.
0	R/S	R/W	0	Receive/Send The R/S bit specifies if the next operation is a Receive (High) or Transmit (Low).

Value Description

0 Transmit

1 Receive

Register 2: I²C Master Control/Status (I2CMCS), offset 0x004

This register accesses status bits when read and control bits when written. When read, the status register indicates the state of the I^2C bus controller. When written, the control register configures the I^2C controller operation.

The START bit generates the START or REPEATED START condition. The STOP bit determines if the cycle stops at the end of the data cycle or continues on to a repeated START condition. To generate a single transmit cycle, the I^2C Master Slave Address (I2CMSA) register is written with the desired address, the R/S bit is cleared, and this register is written with ACK=X (0 or 1), STOP=1, START=1, and RUN=1 to perform the operation and stop. When the operation is completed (or aborted due an error), an interrupt becomes active and the data may be read from the I2CMDR register. When the I^2C module operates in Master receiver mode, the ACK bit is normally set, causing the I^2C bus controller to transmit an acknowledge automatically after each byte. This bit must be cleared when the I^2C bus controller requires no further data to be transmitted from the slave transmitter.

Read-Only Status Register

I2C Master Control/Status (I2CMCS)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 Offset 0x004

Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1			1	rese	rved	1 1		1		1		
Type I	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	reserved		1	1		BUSBSY	IDLE	ARBLST	DATACK	ADRACK	ERROR	BUSY
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


Bit/Field	Name	Туре	Reset	Description
31:7	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	BUSBSY	RO	0	Bus Busy
				Value Description
				0 The I ² C bus is idle.
				1 The I ² C bus is busy.
				The bit changes based on the START and STOP conditions.
5	IDLE	RO	0	I ² C Idle
				Value Description
				0 The I ² C controller is not idle.
				1 The I ² C controller is idle.

Bit/Field	Name	Туре	Reset	Description
4	ARBLST	RO	0	Arbitration Lost
				 Value Description The I²C controller won arbitration. The I²C controller lost arbitration.
3	DATACK	RO	0	Acknowledge Data
				Value Description The transmitted data was acknowledged The transmitted data was not acknowledged.
2	ADRACK	RO	0	Acknowledge Address
				Value Description The transmitted address was acknowledged The transmitted address was not acknowledged.
1	ERROR	RO	0	Error
				Value Description
				0 No error was detected on the last operation.
				1 An error occurred on the last operation.
				The error can be from the slave address not being acknowledged or the transmit data not being acknowledged.
0	BUSY	RO	0	I ² C Busy
				Value Description
				0 The controller is idle.
				1 The controller is busy.

Write-Only Control Register

I2C Master Control/Status (I2CMCS)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 Offset 0x004 Type WO, reset 0x0000.0000



When the BUSY bit is set, the other status bits are not valid.

Bit/Field	Name	Туре	Reset	Description
31:4	reserved	WO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	ACK	WO	0	Data Acknowledge Enable
				Value Description
				The received data byte is not acknowledged automatically by the master.
				1 The received data byte is acknowledged automatically by the master. See field decoding in Table 16-5 on page 822.
2	STOP	WO	0	Generate STOP
				Value Description
				0 The controller does not generate the STOP condition.
				1 The controller generates the STOP condition. See field decoding in Table 16-5 on page 822.
1	START	WO	0	Generate START
				Value Description
				The controller does not generate the START condition.
				The controller generates the START or repeated START condition. See field decoding in Table 16-5 on page 822.
0	RUN	WO	0	I ² C Master Enable
				Value Description

Value Description

- 0 The master is disabled.
- 1 The master is enabled to transmit or receive data. See field decoding in Table 16-5 on page 822.

Table 16-5. Write Field Decoding for I2CMCS[3:0] Field

Current	I2CMSA[0]		I2CMC	S[3:0]		Description
State	R/S	ACK	STOP	START	RUN	Description
	0	X ^a	0	1	1	START condition followed by TRANSMIT (master goes to the Master Transmit state).
	0	Х	1	1	1	START condition followed by a TRANSMIT and STOP condition (master remains in Idle state).
	1	0	0	1	1	START condition followed by RECEIVE operation with negative ACK (master goes to the Master Receive state).
Idle	1	0	1	1	1	START condition followed by RECEIVE and STOP condition (master remains in Idle state).
	1	1	0	1	1	START condition followed by RECEIVE (master goes to the Master Receive state).
	1	1	1	1	1	Illegal
	All other co	mbinations	s not listed	are non-op	erations.	NOP

Table 16-5. Write Field Decoding for I2CMCS[3:0] Field (continued)

Current	I2CMSA[0]		I2CMC	ICS[3:0]		Beautistics
State	R/S	ACK	STOP	START	RUN	Description
	Х	Х	0	0	1	TRANSMIT operation (master remains in Master Transmit state).
	X	Х	1	0	0	STOP condition (master goes to Idle state).
	Х	Х	1	0	1	TRANSMIT followed by STOP condition (master goes to Idle state).
	0	Х	0	1	1	Repeated START condition followed by a TRANSMIT (master remains in Master Transmit state).
Master	0	Х	1	1	1	Repeated START condition followed by TRANSMIT and STOP condition (master goes to Idle state).
Transmit	1	0	0	1	1	Repeated START condition followed by a RECEIVE operation with a negative ACK (master goes to Master Receive state).
	1	0	1	1	1	Repeated START condition followed by a TRANSMIT and STOP condition (master goes to Idle state).
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master goes to Master Receive state).
	1	1	1	1	1	Illegal.
	All other co	mbinations	s not listed	are non-op	erations.	NOP.
	Х	0	0	0	1	RECEIVE operation with negative ACK (master remains in Master Receive state).
	Х	Х	1	0	0	STOP condition (master goes to Idle state).b
	Х	0	1	0	1	RECEIVE followed by STOP condition (master goes to Idle state).
	Х	1	0	0	1	RECEIVE operation (master remains in Master Receive state).
	Х	1	1	0	1	Illegal.
Master Receive	1	0	0	1	1	Repeated START condition followed by RECEIVE operation with a negative ACK (master remains in Master Receive state).
	1	0	1	1	1	Repeated START condition followed by RECEIVE and STOP condition (master goes to Idle state).
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master remains in Master Receive state).
	0	Х	0	1	1	Repeated START condition followed by TRANSMIT (master goes to Master Transmit state).
	0	Х	1	1	1	Repeated START condition followed by TRANSMIT and STOP condition (master goes to Idle state).
	All other co	mbinations	s not listed	are non-op	erations.	NOP.
	a table call in					

a. An X in a table cell indicates the bit can be 0 or 1.

b. In Master Receive mode, a STOP condition should be generated only after a Data Negative Acknowledge executed by the master or an Address Negative Acknowledge executed by the slave.

Register 3: I²C Master Data (I2CMDR), offset 0x008

Important: This register is read-sensitive. See the register description for details.


This register contains the data to be transmitted when in the Master Transmit state and the data received when in the Master Receive state.

I2C Master Data (I2CMDR)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000

Offset 0x008

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DATA	R/W	0x00	Data Transferred Data transferred during transaction.


Register 4: I²C Master Timer Period (I2CMTPR), offset 0x00C

This register specifies the period of the SCL clock.

Caution – Take care not to set bit 7 when accessing this register as unpredictable behavior can occur.

I2C Master Timer Period (I2CMTPR)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 Offset 0x00C Type R/W, reset 0x0000.0001



Bit/Field	Name	Туре	Reset	Description
31:7	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:0	TPR	R/W	0x1	SCL Clock Period

This field specifies the period of the SCL clock.

 $SCL_PRD = 2 \times (1 + TPR) \times (SCL_LP + SCL_HP) \times CLK_PRD$

SCL_PRD is the SCL line period (I²C clock).

 \mathtt{TPR} is the Timer Period register value (range of 1 to 127).

SCL_LP is the SCL Low period (fixed at 6).

SCL_HP is the SCL High period (fixed at 4).

CLK_PRD is the system clock period in ns.

Register 5: I²C Master Interrupt Mask (I2CMIMR), offset 0x010


This register controls whether a raw interrupt is promoted to a controller interrupt.

I2C Master Interrupt Mask (I2CMIMR)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000

Offset 0x010

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	IM	R/W	0	Interrupt Mask

Value Description

- 1 The master interrupt is sent to the interrupt controller when the RIS bit in the **I2CMRIS** register is set.
- The RIS interrupt is suppressed and not sent to the interrupt controller.


Register 6: I²C Master Raw Interrupt Status (I2CMRIS), offset 0x014

This register specifies whether an interrupt is pending.

I2C Master Raw Interrupt Status (I2CMRIS)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 Offset 0x014

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	RIS	RO	0	Raw Interrupt Status

Value Description

1 A master interrupt is pending.

0 No interrupt.

This bit is cleared by writing a 1 to the ${\tt IC}$ bit in the <code>I2CMICR</code> register.


Register 7: I²C Master Masked Interrupt Status (I2CMMIS), offset 0x018

This register specifies whether an interrupt was signaled.

I2C Master Masked Interrupt Status (I2CMMIS)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 Offset 0x018

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	MIS	RO	0	Masked Interrupt Status

Value Description

- 1 An unmasked master interrupt was signaled and is pending.
- O An interrupt has not occurred or is masked.

This bit is cleared by writing a 1 to the ${\tt IC}$ bit in the ${\tt I2CMICR}$ register.


Register 8: I²C Master Interrupt Clear (I2CMICR), offset 0x01C

This register clears the raw and masked interrupts.

I2C Master Interrupt Clear (I2CMICR)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 Offset 0x01C

Type WO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	IC	WO	0	Interrupt Clear

Writing a 1 to this bit clears the RIS bit in the I2CMRIS register and the MIS bit in the I2CMMIS register.

A read of this register returns no meaningful data.

Register 9: I²C Master Configuration (I2CMCR), offset 0x020

This register configures the mode (Master or Slave) and sets the interface for test mode loopback.

I2C Master Configuration (I2CMCR)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 Offset 0x020

Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved					1		
Туре	RO	RO	RO	RO	RO	RO										
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					rese	rved		•			SFE	MFE		reserved		LPBK
Type Reset	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	R/W 0									
Reset	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U

Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SFE	R/W	0	I ² C Slave Function Enable
				Value Description
				1 Slave mode is enabled.
				0 Slave mode is disabled.
4	MFE	R/W	0	I ² C Master Function Enable
				Value Description
				1 Master mode is enabled.
				0 Master mode is disabled.
3:1	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	LPBK	R/W	0	I ² C Loopback

Value Description

- 1 The controller in a test mode loopback configuration.
- 0 Normal operation.

16.7 Register Descriptions (I²C Slave)


The remainder of this section lists and describes the I²C slave registers, in numerical order by address offset.

Register 10: I²C Slave Own Address (I2CSOAR), offset 0x800

This register consists of seven address bits that identify the Stellaris I²C device on the I²C bus.

I2C Slave Own Address (I2CSOAR)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 Offset 0x800 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:7	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:0	OAR	R/W	0x00	I ² C Slave Own Address This field specifies bits A6 through A0 of the slave address.

March 19, 2011 831

Register 11: I²C Slave Control/Status (I2CSCSR), offset 0x804

25

26

This register functions as a control register when written, and a status register when read.

23

Read-Only Status Register

I2C Slave Control/Status (I2CSCSR)

28

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 Offset 0x804

31

0

RREQ

RO

Type RO, reset 0x0000.0000

	'		'				' '	reser	ved			'		'	1	•
Type L	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ſ		ı ı				reserved	'	1			ı		FBR	TREQ	RREQ
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	sit/Field		Nam		Ту		Reset		cription	uld not	roly on t	ha valua	of a roo	on and his	t To prov	iida
	31:3		reserv	/ea	R	O	0x0000.000	com	patibility	with futu	ire prod	he value ucts, the dify-write	value of	a reserv	•	
	2		FBF	₹	R	0	0	First	Byte Re	ceived						
								Valu	ie Desc	ription						
								1	The f	•	followin	g the sla	ve's owr	addres	s has be	en
								0	The f	irst byte	has not	been red	ceived.			
										•		RREQ bit m the I2 0			matically	cleared
								Note	: Th	is bit is r	not used	I for slave	e transm	it operat	ions.	
	1		TRE	Q	R	0	0	Tran	smit Red	quest						
								Valu	ie Desc	ription						
								1	and is	s using o	lock stre	s been ac etching to CSDR re	o delay t			

Value Description

Receive Request

The I²C controller has outstanding receive data from the I²C master and is using clock stretching to delay the master until the data has been read from the I2CSDR register.

20

19

18

17

0 No outstanding receive data.

No outstanding transmit request.


0

0

Write-Only Control Register

I2C Slave Control/Status (I2CSCSR)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 Offset 0x804 Type WO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	DA	WO	0	Device Active

Value Description

- Disables the I^2C slave operation. 0
- Enables the I²C slave operation.

Register 12: I²C Slave Data (I2CSDR), offset 0x808

Important: This register is read-sensitive. See the register description for details.


This register contains the data to be transmitted when in the Slave Transmit state, and the data received when in the Slave Receive state.

I2C Slave Data (I2CSDR)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000

Offset 0x808

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DATA	R/W	0x00	Data for Transfer This field contains the data for transfer during a slave receive or transmit

This field contains the data for transfer during a slave receive or transmit operation.

Register 13: I²C Slave Interrupt Mask (I2CSIMR), offset 0x80C

This register controls whether a raw interrupt is promoted to a controller interrupt.

I2C Slave Interrupt Mask (I2CSIMR)

DATAIM

R/W

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 Offset 0x80C

Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	erved					1		
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•				reserved							STOPIM	STARTIM	DATAIM
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_):4/E: -1-4		Nam		т.		D+	D								

Name	Type	Reset	Description
reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
STOPIM	RO	0	Stop Condition Interrupt Mask
			Value Description
			1 The STOP condition interrupt is sent to the interrupt controller when the STOPRIS bit in the IZCSRIS register is set.
			O The STOPRIS interrupt is suppressed and not sent to the interrupt controller.
STARTIM	RO	0	Start Condition Interrupt Mask
			Value Description
			1 The START condition interrupt is sent to the interrupt controller when the STARTRIS bit in the I2CSRIS register is set.
			O The STARTRIS interrupt is suppressed and not sent to the interrupt controller.
	reserved	reserved RO STOPIM RO	reserved RO 0x0000.000 STOPIM RO 0

Data Interrupt Mask Value Description

- The data received or data requested interrupt is sent to the interrupt controller when the DATARIS bit in the I2CSRIS register is set.
- 0 The ${\tt DATARIS}$ interrupt is suppressed and not sent to the interrupt controller.

Register 14: I²C Slave Raw Interrupt Status (I2CSRIS), offset 0x810

This register specifies whether an interrupt is pending.

I2C Slave Raw Interrupt Status (I2CSRIS)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 Offset 0x810

RO

0

RO

0

RO

0

Type Reset RO


0

RO

0

RO

0



RO

0

Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	STOPRIS	RO	0	Stop Condition Raw Interrupt Status
				Value Description 1 A STOP condition interrupt is pending. 0 No interrupt. This bit is cleared by writing a 1 to the STOPIC bit in the I2CSICR register.
1	STARTRIS	RO	0	Start Condition Raw Interrupt Status Value Description 1 A START condition interrupt is pending. 0 No interrupt. This bit is cleared by writing a 1 to the STARTIC bit in the I2CSICR register.
0	DATARIS	RO	0	Data Raw Interrupt Status

Value Description

- A data received or data requested interrupt is pending.
- No interrupt.

This bit is cleared by writing a 1 to the ${\tt DATAIC}$ bit in the ${\tt I2CSICR}$ register.

Register 15: I²C Slave Masked Interrupt Status (I2CSMIS), offset 0x814

This register specifies whether an interrupt was signaled.

I2C Slave Masked Interrupt Status (I2CSMIS)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 Offset 0x814 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				1				rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				•			reserved		· · · · · · · · · · · · · · · · · · ·					STOPMIS	STARTMIS	DATAMIS
Туре	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	RO						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	STOPMIS	R/W	0	Stop Condition Masked Interrupt Status
1	STARTMIS	R/W	0	Value Description An unmasked STOP condition interrupt was signaled is pending. An interrupt has not occurred or is masked. This bit is cleared by writing a 1 to the STOPIC bit in the I2CSICR register. Start Condition Masked Interrupt Status Value Description An unmasked START condition interrupt was signaled is pending. An interrupt has not occurred or is masked. This bit is cleared by writing a 1 to the STARTIC bit in the I2CSICR register.
0	DATAMIS	RO	0	Data Masked Interrupt Status

Value Description

- An unmasked data received or data requested interrupt was signaled is pending.
- An interrupt has not occurred or is masked.

This bit is cleared by writing a 1 to the <code>DATAIC</code> bit in the <code>I2CSICR</code> register.


Register 16: I²C Slave Interrupt Clear (I2CSICR), offset 0x818

This register clears the raw interrupt. A read of this register returns no meaningful data.

I2C Slave Interrupt Clear (I2CSICR)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 Offset 0x818

Type WO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:3	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	STOPIC	WO	0	Stop Condition Interrupt Clear Writing a 1 to this bit clears the STOPRIS bit in the I2CSRIS register and the STOPMIS bit in the I2CSMIS register. A read of this register returns no meaningful data.
1	STARTIC	WO	0	Start Condition Interrupt Clear Writing a 1 to this bit clears the STOPRIS bit in the I2CSRIS register and the STOPMIS bit in the I2CSMIS register. A read of this register returns no meaningful data.
0	DATAIC	WO	0	Data Interrupt Clear Writing a 1 to this bit clears the STOPRIS bit in the I2CSRIS register and the STOPMIS bit in the I2CSMIS register. A read of this register returns no meaningful data.

17 Inter-Integrated Circuit Sound (I²S) Interface

The I²S module is a configurable serial audio core that contains a transmit module and a receive module. The module is configurable for the I²S as well as Left-Justified and Right-Justified serial audio formats. Data can be in one of four modes: Stereo, Mono, Compact 16-bit Stereo and Compact 8-Bit Stereo.

The transmit and receive modules each have an 8-entry audio-sample FIFO. An audio sample can consist of a Left and Right Stereo sample, a Mono sample, or a Left and Right Compact Stereo sample. In Compact 16-Bit Stereo, each FIFO entry contains both the 16-bit left and 16-bit right samples, allowing efficient data transfers and requiring less memory space. In Compact 8-bit Stereo, each FIFO entry contains an 8-bit left and an 8-bit right sample, reducing memory requirements further.


Both the transmitter and receiver are capable of being a master or a slave.

The Stellaris[®] I²S module has the following features:

- Configurable audio format supporting I²S, Left-justification, and Right-justification
- Configurable sample size from 8 to 32 bits
- Mono and Stereo support
- 8-, 16-, and 32-bit FIFO interface for packing memory
- Independent transmit and receive 8-entry FIFOs
- Configurable FIFO-level interrupt and µDMA requests
- Independent transmit and receive MCLK direction control
- Transmit and receive internal MCLK sources
- Independent transmit and receive control for serial clock and word select
- MCLK and SCLK can be independently set to master or slave
- Configurable transmit zero or last sample when FIFO empty
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
 - Separate channels for transmit and receive
 - Burst requests
 - Channel requests asserted when FIFO contains required amount of data

17.1 Block Diagram

Figure 17-1. I²S Block Diagram



17.2 Signal Description

Table 17-1 on page 841 and Table 17-2 on page 841 list the external signals of the I²S module and describe the function of each. The I²S module signals are alternate functions for some GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for the I²S signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 445) should be set to choose the I²S function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 463) to assign the I²S signal to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 421.

Table 17-1. Signals for I2S (100LQFP)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
I2S0RXMCLK	29 98	PA3 (9) PD5 (8)	I/O	TTL	I ² S module 0 receive master clock.
I2S0RXSCK	10	PD0 (8)	I/O	TTL	I ² S module 0 receive clock.
I2S0RXSD	28 97	PA2 (9) PD4 (8)	I/O	TTL	I ² S module 0 receive data.
I2S0RXWS	11	PD1 (8)	I/O	TTL	I ² S module 0 receive word select.
I2S0TXMCLK	61	PF1 (8)	I/O	TTL	I ² S module 0 transmit master clock.
I2SOTXSCK	30 90 99	PA4 (9) PB6 (9) PD6 (8)	I/O	TTL	I ² S module 0 transmit clock.
I2S0TXSD	5 47	PE5 (9) PF0 (8)	I/O	TTL	I ² S module 0 transmit data.
I2SOTXWS	6 31 100	PE4 (9) PA5 (9) PD7 (8)	I/O	TTL	I ² S module 0 transmit word select.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 17-2. Signals for I2S (108BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
I2S0RXMCLK	L4 C6	PA3 (9) PD5 (8)	I/O	TTL	I ² S module 0 receive master clock.
I2S0RXSCK	G1	PD0 (8)	I/O	TTL	I ² S module 0 receive clock.
I2S0RXSD	M4 B5	PA2 (9) PD4 (8)	I/O	TTL	I ² S module 0 receive data.
I2S0RXWS	G2	PD1 (8)	I/O	TTL	I ² S module 0 receive word select.
I2SOTXMCLK	H12	PF1 (8)	I/O	TTL	I ² S module 0 transmit master clock.
I2S0TXSCK	L5 A7 A3	PA4 (9) PB6 (9) PD6 (8)	I/O	TTL	I ² S module 0 transmit clock.
I2SOTXSD	B3 M9	PE5 (9) PF0 (8)	I/O	TTL	I ² S module 0 transmit data.
I2SOTXWS	B2 M5 A2	PE4 (9) PA5 (9) PD7 (8)	I/O	TTL	I ² S module 0 transmit word select.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

17.3 Functional Description

The Inter-Integrated Circuit Sound (I²S) module contains separate transmit and receive engines. Each engine consists of the following:

- Serial encoder for the transmitter; serial decoder for the receiver
- 8-entry FIFO to store sample data
- Independent configuration of all programmable settings

The basic programming model of the I²S block is as follows:

Configuration

- Overall I²S module configuration in the I²S Module Configuration (I2SCFG) register. This
 register is used to select the MCLK source and enable the receiver and transmitter.
- Transmit and receive configuration in the I²S Transmit Module Configuration (I2STXCFG) and I²S Receive Module Configuration (I2SRXCFG) registers. These registers set the basic parameters for the receiver and transmitter such as data configuration (justification, delay, read mode, sample size, and system data size); SCLK (polarity and source); and word select polarity.
- Transmit and receive FIFO configuration in the I²S Transmit FIFO Configuration
 (I2STXFIFOCFG) and I²S Receive FIFO Configuration (I2SRXFIFOCFG) registers. These
 registers select the Compact Stereo mode size (16-bit or 8-bit), provide indication of whether
 the next sample is Left or Right, and select mono mode for the receiver.

■ FIFO

- Transmit and receive FIFO data in the I²S Transmit FIFO Data (I2STXFIFO) and I²S Receive FIFO Data (I2SRXFIFO) registers
- Information on FIFO data levels in the I²S Transmit FIFO Level (I2STXLEV) and I²S Receive FIFO Level (I2SRXLEV) registers
- Configuration for FIFO service requests based on FIFO levels in the I²S Transmit FIFO Limit (I2STXLIMIT) and I²S Receive FIFO Limit (I2SRXLIM) registers

Interrupt Control

- Interrupt masking configuration in the I²S Interrupt Mask (I2SIM) register
- Raw and masked interrupt status in the I²S Raw Interrupt Status (I2SRIS) and I²S Masked Interrupt Status (I2SMIS) registers
- Interrupt clearing through the I²S Interrupt Clear (I2SIC) register
- Configuration for FIFO service requests interrupts and transmit/receive error interrupts in the I²S Transmit Interrupt Status and Mask (I2STXISM) and I²S Receive Interrupt Status and Mask (I2SRXISM) registers

Figure 17-2 on page 843 provides an example of an I²S data transfer. Figure 17-3 on page 843 provides an example of an Left-Justified data transfer. Figure 17-4 on page 843 provides an example of an Right-Justified data transfer.

Figure 17-2. I²S Data Transfer




Figure 17-3. Left-Justified Data Transfer





Figure 17-4. Right-Justified Data Transfer



17.3.1 Transmit

The transmitter consists of a serial encoder, an 8-entry FIFO, and control logic. The transmitter has independent MCLK (I2SOTXMCLK), SCLK (I2SOTXSCK), and Word-Select (I2SOTXWS) signals.

17.3.1.1 Serial Encoder

The serial encoder reads audio samples from the receive FIFO and converts them into an audio stream. By configuring the serial encoder, common audio formats I²S, Left-Justified, and Right-Justified are supported. The MSB is transmitted first. The sample size and system data size are configurable with the SSZ and SDSZ bits in the I²S Transmit Module Configuration (I2STXCFG) register. The sample size is the number of bits of data being transmitted, and the system data size is the number of I2SOTXSCK transitions between the word select transitions. The system data size must be large enough to accommodate the maximum sample size. In Mono mode, the sample data

is repeated in both the left and right channels. When the FIFO is empty, the user may select either transmission of zeros or of the last sample. The serial encoder is enabled using the TXEN bit in the I²S Module Configuration (I2SCFG) register.

17.3.1.2 FIFO Operation

The transmit FIFO stores eight Mono samples or eight Stereo sample-pairs of data and is accessed through the I²S Transmit FIFO Data (I2STXFIFO) register. The FIFO interface for the audio data is different based on the Write mode, defined by the I²S Transmit FIFO Configuration (I2STXFIFOCFG) Compact Stereo Sample Size bit (CSS) and the I2STXCFG Write Mode field (WM). All data samples are MSB-aligned. Table 17-3 on page 844 defines the interface for each Write mode. Stereo samples are written first left then right. The next sample (right or left) to be written is indicated by the LRS bit in the I2STXFIFOCFG register.

₩M field in I2STXCFG	CSS bit in I2STXFIFOCFG	Write Mode	Sample Width	Samples per FIFO Write	Data Alignment
0x0	don't care	Stereo	8-32 bits	1	MSB
0x1	0	Compact Stereo - 16 bit	8-16 bits	2	MSB Right [31:16], Left [15:0]
0x1	1	Compact Stereo - 8 bit	8 bits	2	Right [15:8], Left[7:0]
0x2	don't care	Mono	8-32 bits	1	MSB

Table 17-3, I²S Transmit FIFO Interface

The number of samples in the transmit FIFO can be read using the I²S Transmit FIFO Level (I2STXLEV) register. The value ranges from 0 to 16. Stereo and compact stereo sample pairs are counted as two. The mono samples also increment the count by two, therefore, four mono samples will have a count of eight.

17.3.1.3 Clock Control

The transmitter MCLK and SCLK can be independently programmed to be the master or slave. The transmitter is programmed to be the master or slave of the SCLK using the MSL bit in the I2STXCFG register. When the transmitter is the master, the I2SOTXSCK frequency is the specified I2SOTXMCLK divided by four. The I2SOTXSCK may be inverted using the SCP bit in the I2STXCFG register.

The transmitter can also be the master or slave of the MCLK. When the transmitter is the master, the PLL must be active and a fractional clock divider must be programmed. See page 242 for the setup for the master I2SOTXMCLK source. An external transmit I2SOTXMCLK does not require the use of the PLL and is selected using the TXSLV bit in the **I2SCFG** register.

The following tables show combinations of the TXINT and TXFRAC bits in the I²S MCLK Configuration (I2SMCLKCFG) register that provide MCLK frequencies within acceptable error limits. In the table, Fs is the sampling frequency in kHz and possible crystal frequencies are shown in MHz across the top row of the table. The words "not supported" in the table mean that it is not possible to obtain the specified sampling frequencies with the specified crystal frequency within the error tolerance of 0.3%. The values in the table are based on the following values:

$$MCLK = Fs \times 256$$
 $PLL = 400 MHz$

The Integer value is taken from the result of the following calculation:

ROUND (PLL/MCLK)

The remaining fractional component is converted to binary, and the first four bits are the Fractional value.

Table 17-4. Crystal Frequency (Values from 3.5795 MHz to 5 MHz)

Sampling					C	rystal Freq	uency (N	ИHz)				
Frequency	3.	5795	3.	3.6864		4		.096	4.	9152		5
Fs (kHz)	Integer	Fractional	Integer	Fractional	Integer	Fractional	Integer	Fractional	Integer	Fractional	Integer	Fractional
8	195	12	194	6	195	5	196	0	194	6	195	5
11.025	142	1	141	1	141	12	142	4	141	1	141	12
12	130	8	129	10	130	3	130	11	129	10	130	3
16	97	14	97	3	97	10	98	0	97	3	97	10
22.05	71	0	70	8	70	14	71	2	70	8	70	14
24	65	4	64	13	65	2	65	5	64	13	65	2
32	48	15	48	10	48	13	49	0	48	10	48	13
44.1	35	8	35	4	35	7	35	9	35	4	35	7
48	32	10	32	6	32	9	32	11	32	6	32	9
64	24	8	24	5	24	7	24	8	24	5	24	7
88.2	17	12	17	10	17	11	17	12	17	10	17	11
96	16	5	16	3	16	4	16	5	16	3	16	4
128	12	4	12	2	12	3	12	4	12	2	12	3
176.4	8	14	8	13	8	14	8	14	8	13	8	14
192	Not s	upported	Not s	upported	8	2	8	3	Not s	upported	8	2

Table 17-5. Crystal Frequency (Values from 5.12 MHz to 8.192 MHz)

Sampling					C	rystal Freq	uency (N	/IHz)				
Frequency	;	5.12		6		6.144		7.3728		8	8.192	
Fs (kHz)	Integer	Fractional	Integer	Fractional	Integer	Fractional	Integer	Fractional	Integer	Fractional	Integer	Fractional
8	195	0	195	5	195	0	194	6	195	5	194	11
11.025	141	8	141	12	141	8	141	1	141	12	141	4
12	130	0	130	3	130	0	129	10	130	3	129	12
16	97	8	97	10	97	8	97	3	97	10	97	5
22.05	70	12	70	14	70	12	70	8	70	14	70	10
24	65	0	65	2	65	0	64	13	65	2	64	14
32	48	12	48	13	48	12	48	10	48	13	48	11
44.1	35	6	35	7	35	6	35	4	35	7	35	5
48	32	8	32	9	32	8	32	6	32	9	32	7
64	24	6	24	7	24	6	24	5	24	7	24	5
88.2	17	11	17	11	17	11	17	10	17	11	17	11
96	16	4	16	4	16	4	16	3	16	4	16	4
128	12	3	12	3	12	3	12	2	12	3	12	3
176.4	Not s	upported	8	14	Not s	upported	8	13	8	14	8	13
192	8	2	8	2	8	2	Not s	upported	8	2	8	2

Table 17-6. Crystal Frequency (Values from 10 MHz to 14.3181 MHz)

Sampling					Crystal Fre	equency (MHz)					
Frequency	1	10		12		12.288		.56	14.3181		
Fs (kHz)	Integer	Fractional	Integer	Fractional	Integer	Fractional	Integer	Fractional	Integer	Fractional	
8	195	5	195	5	196	0	194	3	195	12	
11.025	141	12	141	12	142	4	140	15	142	1	
12	130	3	130	3	130	11	129	8	130	8	
16	97	10	97	10	98	0	97	2	97	14	
22.05	70	14	70	14	71	2	70f	7	71	0	
24	65	2	65	2	65	5	64	12	65	4	
32	48	13	48	13	49	0	48	9	48	15	
44.1	35	7	35	7	35	9	35	4	35	8	
48	32	9	32	9	32	11	32	6	32	10	
64	24	7	24	7	24	8	24	4	24	8	
88.2	17	11	17	11	17	12	17	10	17	12	
96	16	4	16	4	16	5	16	3	16	5	
128	12	3	12	3	12	4	12	2	12	4	
176.4	8	14	8	14	8	14	8	13	8	14	
192	8	2	8	2	8	3	Not su	ported	Not su	pported	

Table 17-7. Crystal Frequency (Values from 16 MHz to 16.384 MHz)

	Crystal Frequency (MHz)								
Sampling Frequency Fs (kHz)	1	6	16.38	4					
(KIIZ)	Integer	Fractional	Integer	Fractional					
8	195	5	192	0					
11.025	141	12	139	5					
12	130	3	128	0					
16	97	10	96	0					
22.05	70	14	69	11					
24	65	2	64	0					
32	48	13	48	0					
44.1	35	7	34	13					
48	32	9	32	0					
64	24	7	24	0					
88.2	17	11	17	7					
96	16	4	16	0					
128	12	3	12	0					
176.4	8	14	8	11					
192	8	2	8	0					

17.3.1.4 Interrupt Control

A single interrupt is asserted to the CPU whenever any of the transmit or receive sources is asserted. The transmit module has two interrupt sources: the FIFO service request and write error. The interrupts may be masked using the TXSRIM and TXWEIM bits in the I²S Interrupt Mask (I2SIM)

register. The status of the interrupt source is indicated by the I²S Raw Interrupt Status (I2SRIS) register. The status of enabled interrupts is indicated by the I²S Masked Interrupt Status (I2SMIS) register. The FIFO level interrupt has a second level of masking using the FFM bit in the I²S Transmit Interrupt Status and Mask (I2STXISM) register.

The FIFO service request interrupt is asserted when the FIFO level (indicated by the LEVEL field in the I²S Transmit FIFO Level (I2STXLEV) register) is below the FIFO limit (programmed using the I²S Transmit FIFO Limit (I2STXLIMIT) register) and both the TXSRIM and FFM bits are set. If software attempts to write to a full FIFO, a Transmit FIFO Write error occurs (indicated by the TXWERIS bit in the I²S Raw Interrupt Status (I2SRIS) register). The TXWERIS bit in the I2SRIS register and the TXWEMIS bit in the I2SMIS register are cleared by setting the TXWEIC bit in the I²S Interrupt Clear (I2SIC) register.

17.3.1.5 **DMA Support**

The μ DMA can be used to more efficiently stream data to and from the I²S bus. The I²S tranmit and receive modules have separate μ DMA channels. The FIFO Interrupt Mask bit (FFM) in the **I2STXISM** register must be set for the request signaling to propagate to the μ DMA module. See "Micro Direct Memory Access (μ DMA)" on page 363 for channel configuration.

The I²S module uses the μ DMA burst request signal, not the single request. Thus each time a μ DMA request is made, the μ DMA controller transfers the number of items specified as the burst size for the μ DMA channel. Therefore, the μ DMA channel burst size and the I²S FIFO service request limit must be set to the same value (using the LIMIT field in the **I2STXLIMIT** register).

17.3.2 Receive

The receiver consists of a serial decoder, an 8-entry FIFO, and control logic. The receiver has independent MCLK (I2SORXMCLK), SCLK (I2SORXSCK), and Word-Select (I2SORXWS) signals.

17.3.2.1 Serial Decoder

The serial decoder accepts incoming audio stream data and places the sample data in the receive FIFO. By configuring the serial decoder, common audio formats I²S, Left-Justified, and Right-Justified are supported. The MSB is transmitted first. The sample size and system data size are configurable with the SSZ and SDSZ bits in the I²S Receive Module Configuration (I2SRXCFG) register. The sample size is the number of bits of data being received, and the system data size is the number of I2SORXSCK transitions between the word select transitions. The system data size must be large enough to accommodate the maximum sample size. Any bits received after the LSB are 0s. If the FIFO is full, the incoming sample (in Mono) or sample-pairs (Stereo) are dropped until the FIFO has space. The serial decoder is enabled using the RXEN bit in the I2SCFG register.

17.3.2.2 FIFO Operation

The receive FIFO stores eight Mono samples or eight Stereo sample-pairs of data and is accessed through the I²S Receive FIFO Data (I2SRXFIFO) register. Table 17-8 on page 848 defines the interface for each Read mode. All data is stored MSB-aligned. The Stereo data is read left sample then right.

In Mono mode, the FIFO interface can be configured to read the right or left channel by setting the FIFO Mono Mode bit (FMM) in the I^2S Receive FIFO Configuration (I2SRXFIFOCFG) register. This enables reads from a single channel, where the channel selected can be either the right or left as determined by the LRP bit in the I2SRXCFG register.

Table 17-8. I²S Receive FIFO Interface

RM bit in I2RXCFG	CSS bit in I2SRXFIFOCFG	Read Mode	Sample Width	Samples per FIFO Read	Data Alignment
0	don't care	Stereo	8-32 bits	1	MSB
1	0	Compact Stereo - 16 bit	8-16 bits	2	MSB Right [31:15], Left [15:0]
1	1	Compact Stereo - 8 bit	8 bits	2	Right [15:8] Left[7:0]
0	don't care	Mono (FMM bit in the I2SRXFIFOCFG register must be set.)	8-32 bits	1	MSB

The number of samples in the receive FIFO can be read using the I²S Receive FIFO Level (I2SRXLEV) register. The value ranges from 0 to 16. Stereo and compact stereo sample pairs are counted as two. The mono samples also increment the count by two, therefore four Mono samples will have a count of eight.

17.3.2.3 Clock Control

The receiver MCLK and SCLK can be independently programmed to be the master or slave. The receiver is programmed to be the master or slave of the SCLK using the MSL bit in the I2SRXCFG register. When the receiver is the master, the I2SORXSCK frequency is the specified I2SORXMCLK divided by four. The I2SORXSCK may be inverted using the SCP bit in the I2SRXCFG register.

The receiver can also be the master or slave of the MCLK. When the receiver is the master, the PLL must be active and a fractional clock divider must be programmed. See page 242 for the setup for the master I2SORXMCLK source. An external transmit I2SORXMCLK does not require the use of the PLL and is selected using the RXSLV bit in the **I2SCFG** register.

Refer to "Clock Control" on page 844 for combinations of the RXINT and RXFRAC bits in the I²S MCLK Configuration (I2SMCLKCFG) register that provide MCLK frequencies within acceptable error limits. In the table, Fs is the sampling frequency in kHz and possible crystal frequencies are shown in MHz across the top row of the table. The words "not supported" in the table mean that it is not possible to obtain the specified sampling frequencies with the specified crystal frequency within the error tolerance of 0.3%.

17.3.2.4 Interrupt Control

A single interrupt is asserted to the CPU whenever any of the transmit or receive sources is asserted. The receive module has two interrupt sources: the FIFO service request and read error. The interrupts may be masked using the RXSRIM and RXREIM bits in the I2SIM register. The status of the interrupt source is indicated by the I2SRIS register. The status of enabled interrupts is indicated by the I2SMIS register. The FIFO service request interrupt has a second level of masking using the FFM bit in the I2S Receive Interrupt Status and Mask (I2SRXISM) register. The sources may be masked using the I2SIM register.

The FIFO service request interrupt is asserted when the FIFO level (indicated by the LEVEL field in the I²S Receive FIFO Level (I2SRXLEV) register) is above the FIFO limit (programmed using the I²S Receive FIFO Limit (I2SRXLIMIT) register) and both the RXSRIM and FFM bits are set. An error occurs when reading an empty FIFO or if a stereo sample pair is not read left then right. To clear an interrupt, write a 1 to the appropriate bit in the I2SIC register. If software attempts to read an empty FIFO or if a stereo sample pair is not read left then right, a Receive FIFO Read error occurs (indicated by the RXRERIS bit in the I2SRIS register). The RXRERIS bit in the I2SRIS register and the RXREMIS bit in the I2SMIS register are cleared by setting the RXREIC bit in the I2SIC register.

17.3.2.5 DMA Support

The μ DMA can be used to more efficiently stream data to and from the I²S bus. The I²S transmit and receive modules have separate μ DMA channels. The FIFO Interrupt Mask bit (FFM) in the **I2SRXISM** register must be set for the request signaling to propagate to the μ DMA module. See "Micro Direct Memory Access (μ DMA)" on page 363 for channel configuration.

The I²S module uses the μ DMA burst request signal, not the single request. Thus each time a μ DMA request is made, the μ DMA controller transfers the number of items specified as the burst size for the μ DMA channel. Therefore, the μ DMA channel burst size and the I²S FIFO service request limit must be set to the same value (using the LIMIT field in the **I2SRXLIMIT** register).

17.4 Initialization and Configuration

The default setup for the I²S transmit and receive is to use external MCLK, external SCLK, Stereo, I²S audio format, and 32-bit data samples. The following example shows how to configure a system using the internal MCLK, internal SCLK, Compact Stereo, and Left-Justified audio format with 16-bit data samples.

- 1. Enable the I²S peripheral clock by writing a value of 0x1000.0000 to the **RCGC1** register in the System Control module (see page 274).
- 2. Enable the clock to the appropriate GPIO module via the RCGC2 register in the System Control module (see page 283). To find out which GPIO port to enable, refer to Table 23-5 on page 1164.
- 3. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register (see page 445). To determine which GPIOs to configure, see Table 23-4 on page 1157.
- **4.** Configure the PMCn fields in the **GPIOPCTL** register to assign the I²S signals to the appropriate pins (see page 463 and Table 23-5 on page 1164).
- **5.** Set up the MCLK sources for a 48-kHz sample rate. The input crystal is assumed to be 6 MHz for this example (internal source).
 - Enable the PLL by clearing the PWRDWN bit in the RCC register in the System Control module (see page 226).
 - Set the MCLK dividers and enable them by writing 0x0208.0208 to the **I2SMCLKCFG** register in the System Control module (see page 242).
 - Enable the MCLK internal sources by writing 0x8208.8208 to the **I2SMCLKCFG** register in the System Control module.

To allow an external MCLK to be used, set bits 4 and 5 of the **I2SCFG** register. Starting up the PLL and enabling the MCLK sources is not required.

- 6. Set up the Serial Bit Clock SCLK source. By default, the SCLK is externally sourced.
 - Receiver: Masters the I2SORXSCK by ORing 0x0040.0000 into the I2SRXCFG register.
 - Transmitter: Masters the I2SOTXSCK by ORing 0x0040.0000 into the I2STXCFG register.
- Configure the Serial Encoder/Decoder (Left-Justified, Compact Stereo, 16-bit samples, 32-bit system data size).

■ Set the audio format using the Justification (JST), Data Delay (DLY), SCLK polarity (SCP), and Left-Right Polarity (LRP) bits written to the **I2STXCFG** and **I2SRXCFG** registers. The settings are shown in the table below.

Table 17-9. Audio Formats Configuration

Audio Format	I2STXCFG/I2SRXCFG Register Bit						
Addio Format	JST	DLY	SCP	LRP			
I ² S	0	1	0	1			
Left-Justified	0	0	0	0			
Right-Justified	1	0	0	0			

- Write 0x0140.3DF0 to both the I2STXCFG and I2SRXCFG registers to program the following configurations:
 - Set the sample size to 16 bits using the SSZ field of the I2STXCFG and I2SRXCFG registers.
 - Set the system data size to 32 bits using the SDSZ field of the I2STXCFG and I2SRXCFG registers.
 - Set the Write and Read modes using the WM and RM fields in the I2STXCFG and I2SRXCFG registers, respectively.
- 8. Set up the FIFO limits for triggering interrupts (also used for µDMA)
 - Set up the transmit FIFO to trigger when it has less than four sample pairs by writing a 0x0000.0008 to the I2STXLIMIT register.
 - Set up the receive FIFO to trigger when there are more than four sample pairs by writing a 0x0000.00008 to the I2SRXLIMIT register.
- 9. Enable interrupts.
 - Enable the transmit FIFO interrupt by setting the FFM bit in the **I2STXISM** register (write 0x0000.0001).
 - Set up the receive FIFO interrupts by setting the FFM bit in the **I2SRXISM** register (write 0x0000.0001).
 - Enable the TX FIFO service request, the TX Error, the RX FIFO service request, and the RX Error interrupts to be sent to the CPU by writing a 0x0000.0033 to the I2SSIM register.
- 10. Enable the Serial Encoder and Serial Decoders by writing a 0x0000.0003 to the I2SCFG register.

17.5 Register Map

Table 17-10 on page 851 lists the I^2S registers. The offset listed is a hexadecimal increment to the register's address, relative to the I^2S interface base address of 0x4005.4000. Note that the I^2S module clock must be enabled before the registers can be programmed (see page 274). There must be a delay of 3 system clocks after the I^2S module clock is enabled before any I^2S module registers are accessed.

Table 17-10. Inter-Integrated Circuit Sound (I²S) Interface Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	I2STXFIFO	WO	0x0000.0000	I2S Transmit FIFO Data	852
0x004	12STXFIFOCFG	R/W	0x0000.0000	I2S Transmit FIFO Configuration	853
0x008	I2STXCFG	R/W	0x1400.7DF0	I2S Transmit Module Configuration	854
0x00C	I2STXLIMIT	R/W	0x0000.0000	I2S Transmit FIFO Limit	856
0x010	I2STXISM	R/W	0x0000.0000	I2S Transmit Interrupt Status and Mask	857
0x018	I2STXLEV	RO	0x0000.0000	I2S Transmit FIFO Level	858
0x800	I2SRXFIFO	RO	0x0000.0000	I2S Receive FIFO Data	859
0x804	12SRXFIFOCFG	R/W	0x0000.0000	I2S Receive FIFO Configuration	860
0x808	I2SRXCFG	R/W	0x1400.7DF0	I2S Receive Module Configuration	861
0x80C	I2SRXLIMIT	R/W	0x0000.7FFF	I2S Receive FIFO Limit	863
0x810	I2SRXISM	R/W	0x0000.0000	I2S Receive Interrupt Status and Mask	864
0x818	I2SRXLEV	RO	0x0000.0000	I2S Receive FIFO Level	865
0xC00	I2SCFG	R/W	0x0000.0000	I2S Module Configuration	866
0xC10	I2SIM	R/W	0x0000.0000	I2S Interrupt Mask	868
0xC14	I2SRIS	RO	0x0000.0000	I2S Raw Interrupt Status	870
0xC18	I2SMIS	RO	0x0000.0000	I2S Masked Interrupt Status	872
0xC1C	I2SIC	WO	0x0000.0000	I2S Interrupt Clear	874

17.6 Register Descriptions

The remainder of this section lists and describes the I^2S registers, in numerical order by address offset.

Register 1: I²S Transmit FIFO Data (I2STXFIFO), offset 0x000


This register is the 32-bit serial audio transmit data register. In Stereo mode, the data is written left, right, left, right, and so on. The LRS bit in the I²S Transmit FIFO Configuration (I2STXFIFOCFG) register can be read to verify the next position expected. In Compact 16-bit mode, bits [31:16] contain the right sample, and bits [15:0] contain the left sample. In Compact 8-bit mode, bits [15:8] contain the right sample, and bits [7:0] contain the left sample. In Mono mode, each 32-bit entry is a single sample.

Note that if the FIFO is full and a write is attempted, a transmit FIFO write error is generated.

I2S Transmit FIFO Data (I2STXFIFO)

Base 0x4005.4000 Offset 0x000

Type WO, reset 0x0000.0000




Serial audio sample data to be transmitted.

Register 2: I²S Transmit FIFO Configuration (I2STXFIFOCFG), offset 0x004

This register configures the sample for dual-channel operation. In Stereo mode, the LRS bit toggles between left and right samples as the Transmit FIFO is written. The left sample is written first, followed by the right.

I2S Transmit FIFO Configuration (I2STXFIFOCFG)

Base 0x4005.4000 Offset 0x004 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	CSS	R/W	0	Compact Stereo Sample Size
				Value Description
				O The transmitter is in Compact 16-bit Stereo Mode with a 16-bit sample size.
				1 The transmitter is in Compact 8-bit Stereo Mode with an 8-bit sample size.
0	LRS	R/W	0	Left-Right Sample Indicator

Value Description

- 0 The left sample is the next position.
- The right sample is the next position.

In Mono mode and Compact stereo mode, this bit toggles as if it were in Stereo mode, but it has no meaning and should be ignored.

Register 3: I²S Transmit Module Configuration (I2STXCFG), offset 0x008

This register controls the configuration of the Transmit module.

I2S Transmit Module Configuration (I2STXCFG)

Base 0x4005.4000 Offset 0x008 Type R/W, reset 0x1400.7DF0

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	rese	rved	JST	DLY	SCP	LRP	W	I /M	FMT	MSL		1	rese	rved		ı
Type	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO
Reset	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			S	SZ		•		•	SD	I SZ	•	•		rese	rved	'
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO
Reset	0	1	1	1	1	1	0	1	1	1	1	1	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:30	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
29	JST	R/W	0	Justification of Output Data
				Value Description
				0 The data is Left-Justified.
				1 The data is Right-Justified.
28	DLY	R/W	1	Data Delay
				Value Description
				Data is latched on the next latching edge of I2SOTXSCK as defined by the SCP bit. This bit should be clear in Left-Justified or Right-Justified mode.
				A one-I2S0TXSCK delay from the edge of I2S0TXWS is inserted before data is latched. This bit should be set in I ² S mode.
27	SCP	R/W	0	SCLK Polarity
				Value Description
				O Data and the I2SOTXWS signal (when the MSL bit is set) are launched on the falling edge of I2SOTXSCK.
				Data and the I2SOTXWS signal (when the MSL bit is set) are launched on the rising edge of I2SOTXSCK.
26	LRP	R/W	1	Left/Right Clock Polarity
				Value Description

data.

I2SOTXWS is high during the transmission of the left channel

I2SOTXWS is high during the transmission of the right channel

Bit/Field	Name	Туре	Reset	Description
25:24	WM	R/W	0x0	Write Mode This bit field selects the mode in which the transmit data is stored in the FIFO and transmitted.
				Value Description
				0x0 Stereo mode
				0x1 Compact Stereo mode Left/Right sample packed. Refer to I2STXFIFOCFG for 8/16-bit sample size selection.
				0x2 Mono mode
				0x3 reserved
23	FMT	R/W	0	FIFO Empty
				Value Description
				0 All zeroes are transmitted if the FIFO is empty.
				1 The last sample is transmitted if the FIFO is empty.
22	MSL	R/W	0	SCLK Master/Slave Source of serial bit clock (I2SOTXSCK) and Word Select (I2SOTXWS).
				Value Description
				O The transmitter is a slave using the externally driven I2SOTXSCK and I2SOTXWS signals.
				1 The transmitter is a master using the internally generated I2SOTXSCK and I2SOTXWS signals.
21:16	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:10	SSZ	R/W	0x1F	Sample Size This field contains the number of bits minus one in the sample.
				Note: This field is only used in Right-Justified mode. Unused bits are not masked.
9:4	SDSZ	R/W	0x1F	System Data Size This field contains the number of bits minus one during the high or low phase of the I2S0TXWS signal.
3:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


Register 4: I²S Transmit FIFO Limit (I2STXLIMIT), offset 0x00C

This register sets the lower FIFO limit at which a FIFO service request is issued.

I2S Transmit FIFO Limit (I2STXLIMIT)

Base 0x4005.4000 Offset 0x00C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:5	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4:0	LIMIT	R/W	0x00	FIFO Limit

This field sets the FIFO level at which a FIFO service request is issued, generating an interrupt or a μ DMA transfer request.

The transmit FIFO generates a service request when the number of items in the FIFO is less than the level specified by the LIMIT field. For example, if the LIMIT field is set to 8, then a service request is generated when there are less than 8 samples remaining in the transmit FIFO

Register 5: I²S Transmit Interrupt Status and Mask (I2STXISM), offset 0x010

This register indicates the transmit interrupt status and interrupt masking control.

I2S Transmit Interrupt Status and Mask (I2STXISM)

Name


Type

Reset

Base 0x4005.4000 Offset 0x010

Bit/Field

Type R/W, reset 0x0000.0000



31:17	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	FFI	RO	0	Transmit FIFO Service Request Interrupt Value Description 0 The FIFO level is equal to or above the FIFO limit. 1 The FIFO level is below the FIFO limit.
15:1	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	FFM	R/W	0	FIFO Interrupt Mask

Description

Value Description

- 0 The FIFO interrupt is masked and not sent to the CPU.
- 1 The FIFO interrupt is enabled to be sent to the interrupt controller.


Register 6: I²S Transmit FIFO Level (I2STXLEV), offset 0x018

The number of samples in the transmit FIFO can be read using the **I2STXLEV** register. The value ranges from 0 to 16. Stereo and Compact Stereo sample-pairs are counted as two. Mono samples also increment the count by two. For example, the LEVEL field is set to eight if there are four Mono samples.

I2S Transmit FIFO Level (I2STXLEV)

Base 0x4005.4000 Offset 0x018

Type RO, reset 0x0000.0000



This field contains the number of samples in the FIFO.

Register 7: I²S Receive FIFO Data (I2SRXFIFO), offset 0x800


Important: This register is read-sensitive. See the register description for details.

This register is the 32-bit serial audio receive data register. In Stereo mode, the data is read left, right, left, right, and so on. The LRS bit in the I²S Receive FIFO Configuration (I2SRXFIFOCFG) register can be read to verify the next position expected. In Compact 16-bit mode, bits [31:16] contain the right sample, and bits [15:0] contain the left sample. In Compact 8-bit mode, bits [15:8] contain the right sample, and bits [7:0] contain the left sample. In Mono mode, each 32-bit entry is a single sample. If the FIFO is empty, a read of this register returns a value of 0x0000.0000 and generates a receive FIFO read error.

I2S Receive FIFO Data (I2SRXFIFO)

Base 0x4005.4000 Offset 0x800

Type RO, reset 0x0000.0000



Serial audio sample data received.

The read of an empty FIFO returns a value of 0x0.

Register 8: I²S Receive FIFO Configuration (I2SRXFIFOCFG), offset 0x804

This register configures the sample for dual-channel operation. In Stereo mode, the LRS bit toggles between Left and Right as the samples are read from the receive FIFO. In Mono mode, both the left and right samples are stored in the FIFO. The FMM bit can be used to read only the left or right sample as determined by the LRP bit. In Compact Stereo 8- or 16-bit mode, both the left and right samples are read in one access from the FIFO.

I2S Receive FIFO Configuration (I2SRXFIFOCFG)

Base 0x4005.4000 Offset 0x804

Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1				rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0						
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•	'	' '		reserved			'				FMM	css	LRS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0						

Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	FMM	R/W	0	FIFO Mono Mode
				Value Description The receiver is in Stereo Mode. The receiver is in Mono mode. If the LRP bit in the I2SRXCFG register is clear, data is read while the I2SORXWS signal is low (Right Channel); if the LRP bit is set, data is read while the I2SORXWS signal is high (Left Channel).
1	css	R/W	0	Compact Stereo Sample Size Value Description O The receiver is in Compact 16-bit Stereo Mode with a 16-bit sample size. 1 The receiver is in Compact 8-bit Stereo Mode with a 8-bit sample size.
0	LRS	R/W	0	Left-Right Sample Indicator

Value Description

- 0 The left sample is the next position to be read.
- 1 The right sample is the next position to be read.

This bit is only meaningful in Compact Stereo Mode.

Register 9: I²S Receive Module Configuration (I2SRXCFG), offset 0x808

This register controls the configuration of the receive module.

Type

Reset

I2S Receive Module Configuration (I2SRXCFG)

Name

Base 0x4005.4000 Offset 0x808

Bit/Field

Type R/W, reset 0x1400.7DF0

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	rese	rved	JST	DLY	SCP	LRP	reserved	RM	reserved	MSL		1	rese	rved	1	
Type	RO	RO	R/W	R/W	R/W	R/W	RO	R/W	RO	R/W	RO	RO	RO	RO	RO	RO
Reset	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			S	SZ	i	1			SD	SZ	1	1		rese	rved	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO
Reset	0	1	1	1	1	1	0	1	1	1	1	1	0	0	0	0

Description

31:30	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
29	JST	R/W	0	Justification of Input Data
				Value Description
				0 The data is Left-Justified.
				1 The data is Right-Justified.
28	DLY	R/W	1	Data Delay
				Value Description
				Data is latched on the next latching edge of I2SORXSCK as defined by the SCP bit. This bit should be clear in Left-Justified or Right-Justified mode.
				A one-I2S0RXSCK delay from the edge of I2S0RXWS is inserted before data is latched. This bit should be set in I ² S mode.
27	SCP	R/W	0	SCLK Polarity

Value Description

- Data is latched on the rising edge and the I2SORXWS signal (when the MSL bit is set) is launched on the falling edge of I2SORXSCK.
- Data is latched on the falling edge and the I2SORXWS signal (when the MSL bit is set) is launched on the rising edge of I2SORXSCK.

Bit/Field	Name	Туре	Reset	Description
26	LRP	R/W	1	Left/Right Clock Polarity
				Value Description
				0 In Stereo mode, I2SORXWS is high during the transmission of the left channel data.
				In Mono mode, data is read while the I2SORXWS signal is low (Right Channel).
				1 In Stereo mode, I2SORXWS is high during the transmission of the right channel data.
				In Mono mode, data is read while the I2SORXWS signal is high (Left Channel).
25	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
24	RM	R/W	0	Read Mode
				This bit selects the mode in which the receive data is received and stored in the FIFO.
				Value Description
				Stereo/Mono mode I2SRXFIFOCFG FMM bit specifies Stereo or Mono FIFO read behavior.
				1 Compact Stereo mode Left/Right sample packed. Refer to I2SRXFIFOCFG for 8/16-bit sample size selection.
23	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
22	MSL	R/W	0	SCLK Master/Slave
				Value Description
				The receiver is a slave and uses the externally driven I2SORXSCK and I2SORXWS signals.
				1 The receiver is a master and uses the internally generated I2SORXSCK and I2SORXWS signals.
21:16	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:10	SSZ	R/W	0x1F	Sample Size This field contains the number of bits minus one in the sample.
9:4	SDSZ	R/W	0x1F	System Data Size This field contains the number of bits minus one during the high or low phase of the I2SORXWS signal.
3:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


Register 10: I²S Receive FIFO Limit (I2SRXLIMIT), offset 0x80C

This register sets the upper FIFO limit at which a FIFO service request is issued.

I2S Receive FIFO Limit (I2SRXLIMIT)

Base 0x4005.4000 Offset 0x80C

Type R/W, reset 0x0000.7FFF



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:5	reserved	RO	0x7FF	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4:0	LIMIT	R/W	0x1F	FIFO Limit

This field sets the FIFO level at which a FIFO service request is issued, generating an interrupt or a µDMA transfer request.

The receive FIFO generates a service request when the number of items in the FIFO is greater than the level specified by the $\verb"LIMIT"$ field. For example, if the $\verb"LIMIT"$ field is set to 4, then a service request is generated when there are more than 4 samples remaining in the transmit FIFO.

Register 11: I²S Receive Interrupt Status and Mask (I2SRXISM), offset 0x810

This register indicates the receive interrupt status and interrupt masking control.

I2S Receive Interrupt Status and Mask (I2SRXISM)

Name


Type

Reset

Base 0x4005.4000 Offset 0x810

Bit/Field

Type R/W, reset 0x0000.0000



31:17	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	FFI	RO	0	Receive FIFO Service Request Interrupt
				Value Description The FIFO level is equal to or below the FIFO limit. The FIFO level is above the FIFO limit.
15:1	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	FFM	R/W	0	FIFO Interrupt Mask

Description

Value Description

- 0 The FIFO interrupt is masked and not sent to the CPU.
- 1 The FIFO interrupt is enabled to be sent to the interrupt controller.

Register 12: I²S Receive FIFO Level (I2SRXLEV), offset 0x818

The number of samples in the receive FIFO can be read using the **I2SRXLEV** register. The value ranges from 0 to 16. Stereo and Compact Stereo sample pairs are counted as two. Mono samples also increment the count by two. For example, the LEVEL field is set to eight if there are four Mono samples.

I2S Receive FIFO Level (I2SRXLEV)

LEVEL


RO

0x00

Base 0x4005.4000 Offset 0x818

4:0

Type RO, reset 0x0000.0000



Number of Audio Samples

This field contains the number of samples in the FIFO.


Register 13: I²S Module Configuration (I2SCFG), offset 0xC00

This register enables the transmit and receive serial engines and sets the source of the I2SOTXMCLK and I2SORXMCLK signals.

I2S Module Configuration (I2SCFG)

Base 0x4005.4000

Offset 0xC00 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	RXSLV	R/W	0	Use External I2SORXMCLK
				Value Description
				The receiver uses the internally generated MCLK as the I2SORXMCLK signal. See "Clock Control" on page 844 for information on how to program the I2SORXMCLK.
				1 The receiver uses the externally driven I2SORXMCLK signal.
4	TXSLV	R/W	0	Use External I2S0TXMCLK
				Value Description
				The transmitter uses the internally generated MCLK as the I2SOTXMCLK signal. See "Clock Control" on page 844 for information on how to program the I2SOTXMCLK.
				1 The transmitter uses the externally driven I2SOTXMCLK signal.
3:2	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	RXEN	R/W	0	Serial Receive Engine Enable
				Value Description
				0 Disables the serial receive engine.

1

Enables the serial receive engine.

Bit/Field	Name	Туре	Reset	Description
0	TXEN	R/W	0	Serial Transmit Engine Enable
				Value Description
				O Disables the serial transmit engine.
				1 Enables the serial transmit engine.

March 19, 2011 867


Register 14: I²S Interrupt Mask (I2SIM), offset 0xC10

This register masks the interrupts to the CPU.

I2S Interrupt Mask (I2SIM)

Base 0x4005.4000

Offset 0xC10
Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	RXREIM	R/W	0	Receive FIFO Read Error
				Value Description
				The receive FIFO read error interrupt is masked and not sent to the CPU.
				1 The receive FIFO read error is enabled to be sent to the interrupt controller.
4	RXSRIM	R/W	0	Receive FIFO Service Request
				Value Description
				The receive FIFO service request interrupt is masked and not sent to the CPU.
				1 The receive FIFO service request is enabled to be sent to the interrupt controller.
3:2	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	TXWEIM	R/W	0	Transmit FIFO Write Error
				Value Description

Value Description

- The transmit FIFO write error interrupt is masked and not sent to the CPU.
- 1 The transmit FIFO write error is enabled to be sent to the interrupt controller.

Bit/Field	Name	Type	Reset	Description
0	TXSRIM	R/W	0	Transmit FIFO Service Request
				Value Description
				The transmit FIFO service request interrupt is masked and not sent to the CPU.
				1 The transmit FIFO service request is enabled to be sent to the interrupt controller.


March 19, 2011 869

Register 15: I²S Raw Interrupt Status (I2SRIS), offset 0xC14

This register reads the unmasked interrupt status.

I2S Raw Interrupt Status (I2SRIS)

Base 0x4005.4000 Offset 0xC14 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	RXRERIS	RO	0	Receive FIFO Read Error
				Value Description 1 A receive FIFO read error interrupt has occurred. 0 No interrupt This bit is cleared by setting the RXREIC bit in the I2SIC register.
4	RXSRRIS	RO	0	Receive FIFO Service Request
				Value Description 1 A receive FIFO service request interrupt has occurred. 0 No interrupt This bit is cleared when the level in the receive FIFO has risen to a value greater than the value programmed in the LIMIT field in the I2SRXLIMIT
				register.
3:2	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	TXWERIS	RO	0	Transmit FIFO Write Error
				Value Description
				4 44 "FIFO "

1 A transmit FIFO write error interrupt has occurred.

0 No interrupt

This bit is cleared by setting the TXWEIC bit in the I2SIC register.

Bit/Field	Name	Туре	Reset	Description
0	TXSRRIS	RO	0	Transmit FIFO Service Request Value Description 1 A transmit FIFO service request interrupt has occurred.
				O No interrupt This bit is cleared when the level in the transmit FIFO has fallen to a value less than the value programmed in the LIMIT field in the I2STXLIMIT register.

March 19, 2011 871


Register 16: I²S Masked Interrupt Status (I2SMIS), offset 0xC18

This register reads the masked interrupt status. The mask is defined in the **I2SIM** register.

I2S Masked Interrupt Status (I2SMIS)

Base 0x4005.4000

Offset 0xC18
Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	RXREMIS	RO	0	Receive FIFO Read Error
				Value Description
				An unmasked interrupt was signaled due to a receive FIFO read error.
				O An interrupt has not occurred or is masked.
				This bit is cleared by setting the RXREIC bit in the I2SIC register.
4	RXSRMIS	RO	0	Receive FIFO Service Request
				Value Description
				An unmasked interrupt was signaled due to a receive FIFO service request.
				O An interrupt has not occurred or is masked.
				This bit is cleared when the level in the receive FIFO has risen to a value greater than the value programmed in the LIMIT field in the <code>I2SRXLIMIT</code> register.
3:2	reserved	RO	0s0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	TXWEMIS	RO	0	Transmit FIFO Write Error
				Value Description
				1 Δn unmasked interrupt was signaled due to a transmit FIFΩ

- An unmasked interrupt was signaled due to a transmit FIFO write error.
- An interrupt has not occurred or is masked.

This bit is cleared by setting the ${\tt TXWEIC}$ bit in the <code>I2SIC</code> register.

Bit/Field	Name	Туре	Reset	Description
0	TXSRMIS	RO	0	Transmit FIFO Service Request
				Value Description
				 An unmasked interrupt was signaled due to a transmit FIFO service request.
				O An interrupt has not occurred or is masked.
				This bit is cleared when the level in the transmit FIFO has fallen to a value less than the value programmed in the LIMIT field in the I2STXLIMIT register.


March 19, 2011 873

Register 17: I²S Interrupt Clear (I2SIC), offset 0xC1C

Writing a 1 to a bit in this register clears the corresponding interrupt.

I2S Interrupt Clear (I2SIC)

Base 0x4005.4000 Offset 0xC1C Type WO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:6	reserved	WO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	RXREIC	WO	0	Receive FIFO Read Error Writing a 1 to this bit clears the RXRERIS bit in the I2CRIS register and the RXREMIS bit in the I2CMIS register.
4:2	reserved	WO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	TXWEIC	WO	0	Transmit FIFO Write Error Writing a 1 to this bit clears the TXWERIS bit in the I2CRIS register and the TXWEMIS bit in the I2CMIS register.
0	reserved	WO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

18 Controller Area Network (CAN) Module


Controller Area Network (CAN) is a multicast, shared serial bus standard for connecting electronic control units (ECUs). CAN was specifically designed to be robust in electromagnetically-noisy environments and can utilize a differential balanced line like RS-485 or a more robust twisted-pair wire. Originally created for automotive purposes, it is also used in many embedded control applications (such as industrial and medical). Bit rates up to 1 Mbps are possible at network lengths less than 40 meters. Decreased bit rates allow longer network distances (for example, 125 Kbps at 500 meters).

The Stellaris[®] LM3S9790 microcontroller includes two CAN units with the following features:

- CAN protocol version 2.0 part A/B
- Bit rates up to 1 Mbps
- 32 message objects with individual identifier masks
- Maskable interrupt
- Disable Automatic Retransmission mode for Time-Triggered CAN (TTCAN) applications
- Programmable Loopback mode for self-test operation
- Programmable FIFO mode enables storage of multiple message objects
- Gluelessly attaches to an external CAN transceiver through the CANnTX and CANnRX signals

18.1 Block Diagram

Figure 18-1. CAN Controller Block Diagram



18.2 Signal Description

Table 18-1 on page 877 and Table 18-2 on page 877 list the external signals of the CAN controller and describe the function of each. The CAN controller signals are alternate functions for some GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for the CAN signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 445) should be set to choose the CAN controller function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 463) to assign the CAN signal to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 421.

Table 18-1. Signals for Controller Area Network (100LQFP)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
CANORX	10 30 34 92	PD0 (2) PA4 (5) PA6 (6) PB4 (5)	_	TTL	CAN module 0 receive.
CANOTX	11 31 35 91	PD1 (2) PA5 (5) PA7 (6) PB5 (5)	0	TTL	CAN module 0 transmit.
CAN1Rx	47	PF0 (1)	1	TTL	CAN module 1 receive.
CAN1Tx	61	PF1 (1)	0	TTL	CAN module 1 transmit.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 18-2. Signals for Controller Area Network (108BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
CANORX	G1 L5 L6 A6	PD0 (2) PA4 (5) PA6 (6) PB4 (5)	1	TTL	CAN module 0 receive.
CANOTX	G2 M5 M6 B7	PD1 (2) PA5 (5) PA7 (6) PB5 (5)	0	TTL	CAN module 0 transmit.
CAN1Rx	M9	PF0 (1)	1	TTL	CAN module 1 receive.
CAN1Tx	H12	PF1 (1)	0	TTL	CAN module 1 transmit.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

18.3 Functional Description

The Stellaris CAN controller conforms to the CAN protocol version 2.0 (parts A and B). Message transfers that include data, remote, error, and overload frames with an 11-bit identifier (standard) or a 29-bit identifier (extended) are supported. Transfer rates can be programmed up to 1 Mbps.

The CAN module consists of three major parts:

- CAN protocol controller and message handler
- Message memory
- CAN register interface

A data frame contains data for transmission, whereas a remote frame contains no data and is used to request the transmission of a specific message object. The CAN data/remote frame is constructed as shown in Figure 18-2.




Figure 18-2. CAN Data/Remote Frame

The protocol controller transfers and receives the serial data from the CAN bus and passes the data on to the message handler. The message handler then loads this information into the appropriate message object based on the current filtering and identifiers in the message object memory. The message handler is also responsible for generating interrupts based on events on the CAN bus.

The message object memory is a set of 32 identical memory blocks that hold the current configuration, status, and actual data for each message object. These memory blocks are accessed via either of the CAN message object register interfaces.

The message memory is not directly accessible in the Stellaris memory map, so the Stellaris CAN controller provides an interface to communicate with the message memory via two CAN interface register sets for communicating with the message objects. The message object memory cannot be directly accessed, so these two interfaces must be used to read or write to each message object. The two message object interfaces allow parallel access to the CAN controller message objects when multiple objects may have new information that must be processed. In general, one interface is used for transmit data and one for receive data.

18.3.1 Initialization

To use the CAN controller, the peripheral clock must be enabled using the **RCGC0** register (see page 266). In addition, the clock to the appropriate GPIO module must be enabled via the **RCGC2** register (see page 283). To find out which GPIO port to enable, refer to Table 23-4 on page 1157. Set the GPIO AFSEL bits for the appropriate pins (see page 445). Configure the PMCn fields in the **GPIOPCTL** register to assign the CAN signals to the appropriate pins. See page 463 and Table 23-5 on page 1164.

Software initialization is started by setting the INIT bit in the **CAN Control (CANCTL)** register (with software or by a hardware reset) or by going bus-off, which occurs when the transmitter's error counter exceeds a count of 255. While INIT is set, all message transfers to and from the CAN bus are stopped and the CANnTX signal is held High. Entering the initialization state does not change the configuration of the CAN controller, the message objects, or the error counters. However, some configuration registers are only accessible while in the initialization state.

To initialize the CAN controller, set the CAN Bit Timing (CANBIT) register and configure each message object. If a message object is not needed, label it as not valid by clearing the MSGVAL bit in the CAN IFn Arbitration 2 (CANIFnARB2) register. Otherwise, the whole message object must be initialized, as the fields of the message object may not have valid information, causing unexpected results. Both the INIT and CCE bits in the CANCTL register must be set in order to access the CANBIT register and the CAN Baud Rate Prescaler Extension (CANBRPE) register to configure the bit timing. To leave the initialization state, the INIT bit must be cleared. Afterwards, the internal Bit Stream Processor (BSP) synchronizes itself to the data transfer on the CAN bus by waiting for the occurrence of a sequence of 11 consecutive recessive bits (indicating a bus idle condition) before it takes part in bus activities and starts message transfers. Message object initialization does not require the CAN to be in the initialization state and can be done on the fly. However, message objects should all be configured to particular identifiers or set to not valid before message transfer starts. To change the configuration of a message object during normal operation, clear the MSGVAL bit in the CANIFnARB2 register to indicate that the message object is not valid during the change. When the configuration is completed, set the MSGVAL bit again to indicate that the message object is once again valid.

18.3.2 Operation

Two sets of CAN Interface Registers (**CANIF1x** and **CANIF2x**) are used to access the message objects in the Message RAM. The CAN controller coordinates transfers to and from the Message RAM to and from the registers. The two sets are independent and identical and can be used to queue transactions. Generally, one interface is used to transmit data and one is used to receive data.

Once the CAN module is initialized and the INIT bit in the **CANCTL** register is cleared, the CAN module synchronizes itself to the CAN bus and starts the message transfer. As each message is received, it goes through the message handler's filtering process, and if it passes through the filter, is stored in the message object specified by the MNUM bit in the **CAN IFn Command Request** (**CANIFnCRQ**) register. The whole message (including all arbitration bits, data-length code, and eight data bytes) is stored in the message object. If the Identifier Mask (the MSK bits in the **CAN IFn Mask 1** and **CAN IFn Mask 2** (**CANIFnMSKn**) registers) is used, the arbitration bits that are masked to "don't care" may be overwritten in the message object.

The CPU may read or write each message at any time via the CAN Interface Registers. The message handler guarantees data consistency in case of concurrent accesses.

The transmission of message objects is under the control of the software that is managing the CAN hardware. Message objects can be used for one-time data transfers or can be permanent message objects used to respond in a more periodic manner. Permanent message objects have all arbitration and control set up, and only the data bytes are updated. At the start of transmission, the appropriate TXRQST bit in the CAN Transmission Request n (CANTXRQn) register and the NEWDAT bit in the CAN New Data n (CANNWDAn) register are set. If several transmit messages are assigned to the same message object (when the number of message objects is not sufficient), the whole message object has to be configured before the transmission of this message is requested.

The transmission of any number of message objects may be requested at the same time; they are transmitted according to their internal priority, which is based on the message identifier (MNUM) for the message object, with 1 being the highest priority and 32 being the lowest priority. Messages may be updated or set to not valid any time, even when their requested transmission is still pending. The old data is discarded when a message is updated before its pending transmission has started. Depending on the configuration of the message object, the transmission of a message may be requested autonomously by the reception of a remote frame with a matching identifier.

Transmission can be automatically started by the reception of a matching remote frame. To enable this mode, set the RMTEN bit in the CAN IFn Message Control (CANIFnMCTL) register. A matching received remote frame causes the TXRQST bit to be set, and the message object automatically transfers its data or generates an interrupt indicating a remote frame was requested. A remote frame can be strictly a single message identifier, or it can be a range of values specified in the message object. The CAN mask registers, CANIFnMSKn, configure which groups of frames are identified as remote frame requests. The UMASK bit in the CANIFnMCTL register enables the MSK bits in the CANIFnMSKn register to filter which frames are identified as a remote frame request. The MXTD bit in the CANIFnMSK2 register should be set if a remote frame request is expected to be triggered by 29-bit extended identifiers.

18.3.3 Transmitting Message Objects

If the internal transmit shift register of the CAN module is ready for loading, and if a data transfer is not occurring between the CAN Interface Registers and message RAM, the valid message object with the highest priority that has a pending transmission request is loaded into the transmit shift register by the message handler and the transmission is started. The message object's NEWDAT bit in the CANNWDAn register is cleared. After a successful transmission, and if no new data was written to the message object since the start of the transmission, the TXRQST bit in the CANTXRQn register is cleared. If the CAN controller is configured to interrupt on a successful transmission of a message object, (the TXIE bit in the CAN IFn Message Control (CANIFnMCTL) register is set), the INTPND bit in the CANIFnMCTL register is set after a successful transmission. If the CAN module has lost the arbitration or if an error occurred during the transmission, the message is re-transmitted as soon as the CAN bus is free again. If, meanwhile, the transmission of a message with higher priority has been requested, the messages are transmitted in the order of their priority.

18.3.4 Configuring a Transmit Message Object

The following steps illustrate how to configure a transmit message object.

- 1. In the CAN IFn Command Mask (CANIFnCMASK) register:
 - Set the WRNRD bit to specify a write to the **CANIFnCMASK** register; specify whether to transfer the IDMASK, DIR, and MXTD of the message object into the **CAN IFn** registers using the MASK bit
 - Specify whether to transfer the ID, DIR, XTD, and MSGVAL of the message object into the interface registers using the ARB bit
 - Specify whether to transfer the control bits into the interface registers using the CONTROL bit
 - Specify whether to clear the INTPND bit in the CANIFnMCTL register using the CLRINTPND bit
 - Specify whether to clear the NEWDAT bit in the CANNWDAn register using the NEWDAT bit
 - Specify which bits to transfer using the DATAA and DATAB bits
- 2. In the **CANIFnMSK1** register, use the MSK[15:0] bits to specify which of the bits in the 29-bit or 11-bit message identifier are used for acceptance filtering. Note that MSK[15:0] in this register are used for bits [15:0] of the 29-bit message identifier and are not used for an 11-bit identifier. A value of 0x00 enables all messages to pass through the acceptance filtering. Also

- note that in order for these bits to be used for acceptance filtering, they must be enabled by setting the UMASK bit in the **CANIFNMCTL** register.
- 3. In the CANIFnMSK2 register, use the MSK[12:0] bits to specify which of the bits in the 29-bit or 11-bit message identifier are used for acceptance filtering. Note that MSK[12:0] are used for bits [28:16] of the 29-bit message identifier; whereas MSK[12:2] are used for bits [10:0] of the 11-bit message identifier. Use the MXTD and MDIR bits to specify whether to use XTD and DIR for acceptance filtering. A value of 0x00 enables all messages to pass through the acceptance filtering. Also note that in order for these bits to be used for acceptance filtering, they must be enabled by setting the UMASK bit in the CANIFnMCTL register.
- 4. For a 29-bit identifier, configure ID[15:0] in the CANIFnARB1 register to are used for bits [15:0] of the message identifier and ID[12:0] in the CANIFnARB2 register to are used for bits [28:16] of the message identifier. Set the XTD bit to indicate an extended identifier; set the DIR bit to indicate transmit; and set the MSGVAL bit to indicate that the message object is valid.
- 5. For an 11-bit identifier, disregard the CANIFnARB1 register and configure ID[12:2] in the CANIFnARB2 register to are used for bits [10:0] of the message identifier. Clear the XTD bit to indicate a standard identifier; set the DIR bit to indicate transmit; and set the MSGVAL bit to indicate that the message object is valid.
- **6.** In the **CANIFnMCTL** register:
 - Optionally set the UMASK bit to enable the mask (MSK, MXTD, and MDIR specified in the CANIFnMSK1 and CANIFnMSK2 registers) for acceptance filtering
 - Optionally set the TXIE bit to enable the INTPND bit to be set after a successful transmission
 - Optionally set the RMTEN bit to enable the TXRQST bit to be set on the reception of a matching remote frame allowing automatic transmission
 - Set the EOB bit for a single message object
 - Configure the DLC[3:0] field to specify the size of the data frame. Take care during this configuration not to set the NEWDAT, MSGLST, INTPND or TXRQST bits.
- 7. Load the data to be transmitted into the CAN IFn Data (CANIFnDA1, CANIFnDA2, CANIFnDB1, CANIFnDB2) registers. Byte 0 of the CAN data frame is stored in DATA [7:0] in the CANIFnDA1 register.
- 8. Program the number of the message object to be transmitted in the MNUM field in the CAN IFn Command Request (CANIFnCRQ) register.
- **9.** When everything is properly configured, set the TXRQST bit in the **CANIFNMCTL** register. Once this bit is set, the message object is available to be transmitted, depending on priority and bus availability. Note that setting the RMTEN bit in the **CANIFNMCTL** register can also start message transmission if a matching remote frame has been received.

18.3.5 Updating a Transmit Message Object

The CPU may update the data bytes of a Transmit Message Object any time via the CAN Interface Registers and neither the MSGVAL bit in the CANIFnARB2 register nor the TXRQST bits in the CANIFnMCTL register have to be cleared before the update.

Even if only some of the data bytes are to be updated, all four bytes of the corresponding **CANIFnDAn/CANIFnDBn** register have to be valid before the content of that register is transferred to the message object. Either the CPU must write all four bytes into the **CANIFnDAn/CANIFnDBn** register or the message object is transferred to the **CANIFnDAn/CANIFnDBn** register before the CPU writes the new data bytes.

In order to only update the data in a message object, the WRNRD, DATAA and DATAB bits in the **CANIFnMSKn** register are set, followed by writing the updated data into **CANIFnDA1**, **CANIFnDA2**, **CANIFnDB1**, and **CANIFnDB2** registers, and then the number of the message object is written to the MNUM field in the **CAN IFn Command Request (CANIFnCRQ)** register. To begin transmission of the new data as soon as possible, set the TXROST bit in the **CANIFnMSKn** register.

To prevent the clearing of the TXRQST bit in the **CANIFnMCTL** register at the end of a transmission that may already be in progress while the data is updated, the NEWDAT and TXRQST bits have to be set at the same time in the **CANIFnMCTL** register. When these bits are set at the same time, NEWDAT is cleared as soon as the new transmission has started.

18.3.6 Accepting Received Message Objects

When the arbitration and control field (the ID and XTD bits in the **CANIFnARB2** and the RMTEN and DLC[3:0] bits of the **CANIFnMCTL** register) of an incoming message is completely shifted into the CAN controller, the message handling capability of the controller starts scanning the message RAM for a matching valid message object. To scan the message RAM for a matching message object, the controller uses the acceptance filtering programmed through the mask bits in the **CANIFnMSKn** register and enabled using the UMASK bit in the **CANIFnMCTL** register. Each valid message object, starting with object 1, is compared with the incoming message to locate a matching message object in the message RAM. If a match occurs, the scanning is stopped and the message handler proceeds depending on whether it is a data frame or remote frame that was received.

18.3.7 Receiving a Data Frame

The message handler stores the message from the CAN controller receive shift register into the matching message object in the message RAM. The data bytes, all arbitration bits, and the DLC bits are all stored into the corresponding message object. In this manner, the data bytes are connected with the identifier even if arbitration masks are used. The NEWDAT bit of the CANIFNMCTL register is set to indicate that new data has been received. The CPU should clear this bit when it reads the message object to indicate to the controller that the message has been received, and the buffer is free to receive more messages. If the CAN controller receives a message and the NEWDAT bit is already set, the MSGLST bit in the CANIFNMCTL register is set to indicate that the previous data was lost. If the system requires an interrupt on successful reception of a frame, the RXIE bit of the CANIFNMCTL register should be set. In this case, the INTPND bit of the same register is set, causing the CANINT register to point to the message object that just received a message. The TXRQST bit of this message object should be cleared to prevent the transmission of a remote frame.

18.3.8 Receiving a Remote Frame

A remote frame contains no data, but instead specifies which object should be transmitted. When a remote frame is received, three different configurations of the matching message object have to be considered:

Table 18-3. Message Object Configurations

Configuration in CANIFnMCTL	Description
CANIFnARB2 register	At the reception of a matching remote frame, the TXRQST bit of this message object is set. The rest of the message object remains unchanged, and the controller automatically transfers the data in the message object as soon as possible.
CANIFnARB2 register	At the reception of a matching remote frame, the TXRQST bit of this message object remains unchanged, and the remote frame is ignored. This remote frame is disabled, the data is not transferred and nothing indicates that the remote frame ever happened.
■ RMTEN = 0 (do not change the TXRQST bit of the CANIFnMCTL register at reception of the frame) ■ UMASK = 1 (use mask (MSK, MXTD, and MDIR in the CANIFnMSKn register) for acceptance filtering)	At the reception of a matching remote frame, the TXRQST bit of this message object is cleared. The arbitration and control field (ID + XTD + RMTEN + DLC) from the shift register is stored into the message object in the message RAM, and the NEWDAT bit of this message object is set. The data field of the message object remains unchanged; the remote frame is treated similar to a received data frame. This mode is useful for a remote data request from another CAN device for which the Stellaris controller does not have readily available data. The software must fill the data and answer the frame manually.

18.3.9 Receive/Transmit Priority

The receive/transmit priority for the message objects is controlled by the message number. Message object 1 has the highest priority, while message object 32 has the lowest priority. If more than one transmission request is pending, the message objects are transmitted in order based on the message object with the lowest message number. This prioritization is separate from that of the message identifier which is enforced by the CAN bus. As a result, if message object 1 and message object 2 both have valid messages to be transmitted, message object 1 is always transmitted first regardless of the message identifier in the message object itself.

18.3.10 Configuring a Receive Message Object

The following steps illustrate how to configure a receive message object.

- 1. Program the **CAN IFn Command Mask (CANIFnCMASK)** register as described in the "Configuring a Transmit Message Object" on page 880 section, except that the WRNRD bit is set to specify a write to the message RAM.
- 2. Program the CANIFnMSK1 and CANIFnMSK2 registers as described in the "Configuring a Transmit Message Object" on page 880 section to configure which bits are used for acceptance filtering. Note that in order for these bits to be used for acceptance filtering, they must be enabled by setting the UMASK bit in the CANIFnMCTL register.
- 3. In the CANIFnMSK2 register, use the MSK[12:0] bits to specify which of the bits in the 29-bit or 11-bit message identifier are used for acceptance filtering. Note that MSK[12:0] are used for bits [28:16] of the 29-bit message identifier; whereas MSK[12:2] are used for bits [10:0] of the 11-bit message identifier. Use the MXTD and MDIR bits to specify whether to use XTD and

DIR for acceptance filtering. A value of 0x00 enables all messages to pass through the acceptance filtering. Also note that in order for these bits to be used for acceptance filtering, they must be enabled by setting the UMASK bit in the **CANIFNMCTL** register.

- 4. Program the CANIFnARB1 and CANIFnARB2 registers as described in the "Configuring a Transmit Message Object" on page 880 section to program XTD and ID bits for the message identifier to be received; set the MSGVAL bit to indicate a valid message; and clear the DIR bit to specify receive.
- **5.** In the **CANIFnMCTL** register:
 - Optionally set the UMASK bit to enable the mask (MSK, MXTD, and MDIR specified in the CANIFnMSK1 and CANIFnMSK2 registers) for acceptance filtering
 - Optionally set the RXIE bit to enable the INTPND bit to be set after a successful reception
 - Clear the RMTEN bit to leave the TXRQST bit unchanged
 - Set the EOB bit for a single message object
 - Configure the DLC[3:0] field to specify the size of the data frame

Take care during this configuration not to set the NEWDAT, MSGLST, INTPND or TXRQST bits.

6. Program the number of the message object to be received in the MNUM field in the **CAN IFn Command Request (CANIFnCRQ)** register. Reception of the message object begins as soon as a matching frame is available on the CAN bus.

When the message handler stores a data frame in the message object, it stores the received Data Length Code and eight data bytes in the **CANIFnDA1**, **CANIFnDA2**, **CANIFnDB1**, and **CANIFnDB2** register. Byte 0 of the CAN data frame is stored in DATA[7:0] in the **CANIFnDA1** register. If the Data Length Code is less than 8, the remaining bytes of the message object are overwritten by unspecified values.

The CAN mask registers can be used to allow groups of data frames to be received by a message object. The CAN mask registers, **CANIFNMSKn**, configure which groups of frames are received by a message object. The UMASK bit in the **CANIFNMCTL** register enables the MSK bits in the **CANIFNMSKn** register to filter which frames are received. The MXTD bit in the **CANIFNMSK2** register should be set if only 29-bit extended identifiers are expected by this message object.

18.3.11 Handling of Received Message Objects

The CPU may read a received message any time via the CAN Interface registers because the data consistency is guaranteed by the message handler state machine.

Typically, the CPU first writes 0x007F to the **CANIFnCMSK** register and then writes the number of the message object to the **CANIFnCRQ** register. That combination transfers the whole received message from the message RAM into the Message Buffer registers (**CANIFnMSKn**, **CANIFnARBn**, and **CANIFnMCTL**). Additionally, the NEWDAT and INTPND bits are cleared in the message RAM, acknowledging that the message has been read and clearing the pending interrupt generated by this message object.

If the message object uses masks for acceptance filtering, the **CANIFnARBn** registers show the full, unmasked ID for the received message.

The NEWDAT bit in the **CANIFnMCTL** register shows whether a new message has been received since the last time this message object was read. The MSGLST bit in the **CANIFnMCTL** register shows whether more than one message has been received since the last time this message object was read. MSGLST is not automatically cleared, and should be cleared by software after reading its status.

Using a remote frame, the CPU may request new data from another CAN node on the CAN bus. Setting the TXRQST bit of a receive object causes the transmission of a remote frame with the receive object's identifier. This remote frame triggers the other CAN node to start the transmission of the matching data frame. If the matching data frame is received before the remote frame could be transmitted, the TXRQST bit is automatically reset. This prevents the possible loss of data when the other device on the CAN bus has already transmitted the data slightly earlier than expected.

18.3.11.1 Configuration of a FIFO Buffer

With the exception of the EOB bit in the **CANIFnMCTL** register, the configuration of receive message objects belonging to a FIFO buffer is the same as the configuration of a single receive message object (see "Configuring a Receive Message Object" on page 883). To concatenate two or more message objects into a FIFO buffer, the identifiers and masks (if used) of these message objects have to be programmed to matching values. Due to the implicit priority of the message objects, the message object with the lowest message object number is the first message object in a FIFO buffer. The EOB bit of all message objects of a FIFO buffer except the last one must be cleared. The EOB bit of the last message object of a FIFO buffer is set, indicating it is the last entry in the buffer.

18.3.11.2 Reception of Messages with FIFO Buffers

Received messages with identifiers matching to a FIFO buffer are stored starting with the message object with the lowest message number. When a message is stored into a message object of a FIFO buffer, the NEWDAT of the **CANIFNMCTL** register bit of this message object is set. By setting NEWDAT while EOB is clear, the message object is locked and cannot be written to by the message handler until the CPU has cleared the NEWDAT bit. Messages are stored into a FIFO buffer until the last message object of this FIFO buffer is reached. Until all of the preceding message objects have been released by clearing the NEWDAT bit, all further messages for this FIFO buffer are written into the last message object of the FIFO buffer and therefore overwrite previous messages.

18.3.11.3 Reading from a FIFO Buffer

When the CPU transfers the contents of a message object from a FIFO buffer by writing its number to the **CANIFnCRQ** register, the TXRQST and CLRINTPND bits in the **CANIFnCMSK** register should be set such that the NEWDAT and INTPEND bits in the **CANIFnMCTL** register are cleared after the read. The values of these bits in the **CANIFnMCTL** register always reflect the status of the message object before the bits are cleared. To assure the correct function of a FIFO buffer, the CPU should read out the message objects starting with the message object with the lowest message number. When reading from the FIFO buffer, the user should be aware that a new received message could be placed in the location of any message object for which the NEWDAT bit of the **CANIFnMCTL** register is clear. As a result, the order of the received messages in the FIFO is not guaranteed. Figure 18-3 on page 886 shows how a set of message objects which are concatenated to a FIFO Buffer can be handled by the CPU.




Figure 18-3. Message Objects in a FIFO Buffer

18.3.12 Handling of Interrupts

If several interrupts are pending, the **CAN Interrupt (CANINT)** register points to the pending interrupt with the highest priority, disregarding their chronological order. The status interrupt has the highest

priority. Among the message interrupts, the message object's interrupt with the lowest message number has the highest priority. A message interrupt is cleared by clearing the message object's INTPND bit in the **CANIFNMCTL** register or by reading the **CAN Status (CANSTS)** register. The status Interrupt is cleared by reading the **CANSTS** register.

The interrupt identifier INTID in the **CANINT** register indicates the cause of the interrupt. When no interrupt is pending, the register reads as 0x0000. If the value of the INTID field is different from 0, then an interrupt is pending. If the IE bit is set in the **CANCTL** register, the interrupt line to the interrupt controller is active. The interrupt line remains active until the INTID field is 0, meaning that all interrupt sources have been cleared (the cause of the interrupt is reset), or until IE is cleared, which disables interrupts from the CAN controller.

The INTID field of the **CANINT** register points to the pending message interrupt with the highest interrupt priority. The SIE bit in the **CANCTL** register controls whether a change of the RXOK, TXOK, and LEC bits in the **CANSTS** register can cause an interrupt. The EIE bit in the **CANCTL**register controls whether a change of the BOFF and EWARN bits in the **CANSTS** register can cause an interrupt. The IE bit in the **CANCTL** register controls whether any interrupt from the CAN controller actually generates an interrupt to the interrupt controller. The **CANINT** register is updated even when the IE bit in the **CANCTL** register is clear, but the interrupt is not indicated to the CPU.

A value of 0x8000 in the **CANINT** register indicates that an interrupt is pending because the CAN module has updated, but not necessarily changed, the **CANSTS** register, indicating that either an error or status interrupt has been generated. A write access to the **CANSTS** register can clear the RXOK, TXOK, and LEC bits in that same register; however, the only way to clear the source of a status interrupt is to read the **CANSTS** register.

The source of an interrupt can be determined in two ways during interrupt handling. The first is to read the INTID bit in the **CANINT** register to determine the highest priority interrupt that is pending, and the second is to read the **CAN Message Interrupt Pending (CANMSGnINT)** register to see all of the message objects that have pending interrupts.

An interrupt service routine reading the message that is the source of the interrupt may read the message and clear the message object's INTPND bit at the same time by setting the CLRINTPND bit in the **CANIFTCMSK** register. Once the INTPND bit has been cleared, the **CANINT** register contains the message number for the next message object with a pending interrupt.

18.3.13 Test Mode

A Test Mode is provided which allows various diagnostics to be performed. Test Mode is entered by setting the TEST bit in the CANCTL register. Once in Test Mode, the TX[1:0], LBACK, SILENT and BASIC bits in the CAN Test (CANTST) register can be used to put the CAN controller into the various diagnostic modes. The RX bit in the CANTST register allows monitoring of the CANNRX signal. All CANTST register functions are disabled when the TEST bit is cleared.

18.3.13.1 Silent Mode

Silent Mode can be used to analyze the traffic on a CAN bus without affecting it by the transmission of dominant bits (Acknowledge Bits, Error Frames). The CAN Controller is put in Silent Mode setting the SILENT bit in the **CANTST** register. In Silent Mode, the CAN controller is able to receive valid data frames and valid remote frames, but it sends only recessive bits on the CAN bus and cannot start a transmission. If the CAN Controller is required to send a dominant bit (ACK bit, overload flag, or active error flag), the bit is rerouted internally so that the CAN Controller monitors this dominant bit, although the CAN bus remains in recessive state.

18.3.13.2 Loopback Mode

Loopback mode is useful for self-test functions. In Loopback Mode, the CAN Controller internally routes the CANnTX signal on to the CANnRX signal and treats its own transmitted messages as received messages and stores them (if they pass acceptance filtering) into the message buffer. The CAN Controller is put in Loopback Mode by setting the LBACK bit in the **CANTST** register. To be independent from external stimulation, the CAN Controller ignores acknowledge errors (a recessive bit sampled in the acknowledge slot of a data/remote frame) in Loopback Mode. The actual value of the CANNRX signal is disregarded by the CAN Controller. The transmitted messages can be monitored on the CANnTX signal.

18.3.13.3 Loopback Combined with Silent Mode

Loopback Mode and Silent Mode can be combined to allow the CAN Controller to be tested without affecting a running CAN system connected to the CANnTX and CANnRX signals. In this mode, the CANnRX signal is disconnected from the CAN Controller and the CANnTX signal is held recessive. This mode is enabled by setting both the LBACK and SILENT bits in the **CANTST** register.

18.3.13.4 Basic Mode

Basic Mode allows the CAN Controller to be operated without the Message RAM. In Basic Mode, The CANIF1 registers are used as the transmit buffer. The transmission of the contents of the IF1 registers is requested by setting the BUSY bit of the **CANIF1CRQ** register. The CANIF1 registers are locked while the BUSY bit is set. The BUSY bit indicates that a transmission is pending. As soon the CAN bus is idle, the CANIF1 registers are loaded into the shift register of the CAN Controller and transmission is started. When the transmission has completed, the BUSY bit is cleared and the locked CANIF1 registers are released. A pending transmission can be aborted at any time by clearing the BUSY bit in the **CANIF1CRQ** register while the CANIF1 registers are locked. If the CPU has cleared the BUSY bit, a possible retransmission in case of lost arbitration or an error is disabled.

The CANIF2 Registers are used as a receive buffer. After the reception of a message, the contents of the shift register are stored in the CANIF2 registers, without any acceptance filtering. Additionally, the actual contents of the shift register can be monitored during the message transfer. Each time a read message object is initiated by setting the BUSY bit of the **CANIF2CRQ** register, the contents of the shift register are stored into the CANIF2 registers.

In Basic Mode, all message-object-related control and status bits and of the control bits of the **CANIFnCMSK** registers are not evaluated. The message number of the **CANIFnCRQ** registers is also not evaluated. In the **CANIF2MCTL** register, the NEWDAT and MSGLST bits retain their function, the DLC[3:0] field shows the received DLC, the other control bits are cleared.

Basic Mode is enabled by setting the BASIC bit in the CANTST register.

18.3.13.5 Transmit Control

Software can directly override control of the CANnTX signal in four different ways.

- CANnTX is controlled by the CAN Controller
- The sample point is driven on the CANnTX signal to monitor the bit timing
- CANnTX drives a low value
- CANnTX drives a high value

The last two functions, combined with the readable CAN receive pin CANnRX, can be used to check the physical layer of the CAN bus.

The Transmit Control function is enabled by programming the $\mathtt{TX[1:0]}$ field in the **CANTST** register. The three test functions for the CANnTX signal interfere with all CAN protocol functions. $\mathtt{TX[1:0]}$ must be cleared when CAN message transfer or Loopback Mode, Silent Mode, or Basic Mode are selected.

18.3.14 Bit Timing Configuration Error Considerations

Even if minor errors in the configuration of the CAN bit timing do not result in immediate failure, the performance of a CAN network can be reduced significantly. In many cases, the CAN bit synchronization amends a faulty configuration of the CAN bit timing to such a degree that only occasionally an error frame is generated. In the case of arbitration, however, when two or more CAN nodes simultaneously try to transmit a frame, a misplaced sample point may cause one of the transmitters to become error passive. The analysis of such sporadic errors requires a detailed knowledge of the CAN bit synchronization inside a CAN node and of the CAN nodes' interaction on the CAN bus.

18.3.15 Bit Time and Bit Rate

The CAN system supports bit rates in the range of lower than 1 Kbps up to 1000 Kbps. Each member of the CAN network has its own clock generator. The timing parameter of the bit time can be configured individually for each CAN node, creating a common bit rate even though the CAN nodes' oscillator periods may be different.

Because of small variations in frequency caused by changes in temperature or voltage and by deteriorating components, these oscillators are not absolutely stable. As long as the variations remain inside a specific oscillator's tolerance range, the CAN nodes are able to compensate for the different bit rates by periodically resynchronizing to the bit stream.

According to the CAN specification, the bit time is divided into four segments (see Figure 18-4 on page 890): the Synchronization Segment, the Propagation Time Segment, the Phase Buffer Segment 1, and the Phase Buffer Segment 2. Each segment consists of a specific, programmable number of time quanta (see Table 18-4 on page 890). The length of the time quantum (t_q), which is the basic time unit of the bit time, is defined by the CAN controller's input clock ($f_{\rm SYS}$) and the Baud Rate Prescaler (BRP):

 $t_{c} = BRP / fsys$

The fsys input clock is the system clock frequency as configured by the **RCC** or **RCC2** registers (see page 226 or page 233).

The Synchronization Segment Sync is that part of the bit time where edges of the CAN bus level are expected to occur; the distance between an edge that occurs outside of Sync and the Sync is called the phase error of that edge.

The Propagation Time Segment Prop is intended to compensate for the physical delay times within the CAN network.

The Phase Buffer Segments Phase1 and Phase2 surround the Sample Point.

The (Re-)Synchronization Jump Width (SJW) defines how far a resynchronization may move the Sample Point inside the limits defined by the Phase Buffer Segments to compensate for edge phase errors.

A given bit rate may be met by different bit-time configurations, but for the proper function of the CAN network, the physical delay times and the oscillator's tolerance range have to be considered.

Figure 18-4. CAN Bit Time




Table 18-4. CAN Protocol Ranges^a

Parameter	Range	Remark
BRP	[1 64]	Defines the length of the time quantum $t_{\rm q}$. The CANBRPE register can be used to extend the range to 1024.
Sync	1 t _q	Fixed length, synchronization of bus input to system clock
Prop	[1 8] t _q	Compensates for the physical delay times
Phase1	[1 8] t _q	May be lengthened temporarily by synchronization
Phase2	[1 8] t _q	May be shortened temporarily by synchronization
SJW	[1 4] t _q	May not be longer than either Phase Buffer Segment

a. This table describes the minimum programmable ranges required by the CAN protocol.

The bit timing configuration is programmed in two register bytes in the **CANBIT** register. In the **CANBIT** register, the four components TSEG2, TSEG1, SJW, and BRP have to be programmed to a numerical value that is one less than its functional value; so instead of values in the range of [1..n], values in the range of [0..n-1] are programmed. That way, for example, SJW (functional range of [1..4]) is represented by only two bits in the SJW bit field. Table 18-5 shows the relationship between the **CANBIT** register values and the parameters.

Table 18-5. CANBIT Register Values

CANBIT Register Field	Setting
TSEG2	Phase2 - 1
TSEG1	Prop + Phase1 - 1
SJW	SJW - 1
BRP	BRP

Therefore, the length of the bit time is (programmed values):

[TSEG1 + TSEG2 + 3]
$$\times$$
 t_q

or (functional values):

The data in the **CANBIT** register is the configuration input of the CAN protocol controller. The baud rate prescaler (configured by the BRP field) defines the length of the time quantum, the basic time

unit of the bit time; the bit timing logic (configured by TSEG1, TSEG2, and SJW) defines the number of time quanta in the bit time.

The processing of the bit time, the calculation of the position of the sample point, and occasional synchronizations are controlled by the CAN controller and are evaluated once per time quantum.

The CAN controller translates messages to and from frames. In addition, the controller generates and discards the enclosing fixed format bits, inserts and extracts stuff bits, calculates and checks the CRC code, performs the error management, and decides which type of synchronization is to be used. The bit value is received or transmitted at the sample point. The information processing time (IPT) is the time after the sample point needed to calculate the next bit to be transmitted on the CAN bus. The IPT includes any of the following: retrieving the next data bit, handling a CRC bit, determining if bit stuffing is required, generating an error flag or simply going idle.

The IPT is application-specific but may not be longer than 2 t_q ; the CAN's IPT is 0 t_q . Its length is the lower limit of the programmed length of Phase2. In case of synchronization, Phase2 may be shortened to a value less than IPT, which does not affect bus timing.

18.3.16 Calculating the Bit Timing Parameters

Usually, the calculation of the bit timing configuration starts with a required bit rate or bit time. The resulting bit time (1/bit rate) must be an integer multiple of the system clock period.

The bit time may consist of 4 to 25 time quanta. Several combinations may lead to the required bit time, allowing iterations of the following steps.

The first part of the bit time to be defined is Prop. Its length depends on the delay times measured in the system. A maximum bus length as well as a maximum node delay has to be defined for expandable CAN bus systems. The resulting time for Prop is converted into time quanta (rounded up to the nearest integer multiple of t_{α}).

Sync is 1 t_q long (fixed), which leaves (bit time - Prop - 1) t_q for the two Phase Buffer Segments. If the number of remaining t_q is even, the Phase Buffer Segments have the same length, that is, Phase2 = Phase1, else Phase2 = Phase1 + 1.

The minimum nominal length of Phase2 has to be regarded as well. Phase2 may not be shorter than the CAN controller's Information Processing Time, which is, depending on the actual implementation, in the range of $[0..2] t_a$.

The length of the synchronization jump width is set to the least of 4, Phase1 or Phase2.

The oscillator tolerance range necessary for the resulting configuration is calculated by the formula given below:

$$(1 - df) \times fnom \leq fosc \leq (1 + df) \times fnom$$

where:

- df = Maximum tolerance of oscillator frequency
- fosc = Actual oscillator frequency
- fnom = Nominal oscillator frequency

Maximum frequency tolerance must take into account the following formulas:

$$df \le \frac{(Phase_seg1, Phase_seg2) \min}{2 \times (13 \times tbit - Phase_Seg2)}$$

$$df \max = 2 \times df \times fnom$$

where:

- Phase1 and Phase2 are from Table 18-4 on page 890
- tbit = Bit Time
- dfmax = Maximum difference between two oscillators

If more than one configuration is possible, that configuration allowing the highest oscillator tolerance range should be chosen.

CAN nodes with different system clocks require different configurations to come to the same bit rate. The calculation of the propagation time in the CAN network, based on the nodes with the longest delay times, is done once for the whole network.

The CAN system's oscillator tolerance range is limited by the node with the lowest tolerance range.

The calculation may show that bus length or bit rate have to be decreased or that the oscillator frequencies' stability has to be increased in order to find a protocol-compliant configuration of the CAN bit timing.

18.3.16.1 Example for Bit Timing at High Baud Rate

In this example, the frequency of CAN clock is 25 MHz, and the bit rate is 1 Mbps.

```
bit time = 1 \mus = n * t<sub>q</sub> = 5 * t<sub>q</sub>
t_{\alpha} = 200 \text{ ns}
t_q = (Baud rate Prescaler)/CAN Clock
Baud rate Prescaler = t_q * CAN Clock
Baud rate Prescaler = 200E-9 * 25E6 = 5
tSync = 1 * t_q = 200 ns
                                          \\fixed at 1 time quanta
delay of bus driver 50 ns
delay of receiver circuit 30 ns
delay of bus line (40m) 220 ns
tProp 400 ns = 2 * t_{\alpha}
                                           \ is next integer multiple of t_{\alpha}
bit time = tSync + tTSeg1 + tTSeg2 = 5 * t_q
bit time = tSync + tProp + tPhase 1 + tPhase2
tPhase 1 + tPhase2 = bit time - tSync - tProp
tPhase 1 + tPhase 2 = (5 * t_q) - (1 * t_q) - (2 * t_q)
tPhase 1 + tPhase2 = 2 * t_{\alpha}
tPhase1 = 1 * t_{a}
tPhase2 = 1 * t_g
                                          \tPhase2 = tPhase1
```

In the above example, the bit field values for the **CANBIT** register are:

TSEG2	= TSeg2 -1 = 1-1 = 0
	= TSeg1 -1 = 3-1 = 2
SJW	= SJW -1 = 1-1 = 0
	= Baud rate prescaler - 1 = 5-1 =4

The final value programmed into the **CANBIT** register = 0x0204.

18.3.16.2 Example for Bit Timing at Low Baud Rate

In this example, the frequency of the CAN clock is 50 MHz, and the bit rate is 100 Kbps.

```
bit time = 10 \mus = n * t<sub>q</sub> = 10 * t<sub>q</sub>
t_q = 1 \mu s
t_q = (Baud rate Prescaler)/CAN Clock
Baud rate Prescaler = t_{\alpha} * CAN Clock
Baud rate Prescaler = 1E-6 * 50E6 = 50
tSync = 1 * t_q = 1 \mu s
                                         \\fixed at 1 time quanta
delay of bus driver 200 ns
delay of receiver circuit 80 ns
delay of bus line (40m) 220 ns
tProp 1 \mu s = 1 * t_q
                                         \label{eq:lambda} \ us is next integer multiple of t_{\alpha}
bit time = tSync + tTSeg1 + tTSeg2 = 10 * t_{a}
bit time = tSync + tProp + tPhase 1 + tPhase2
tPhase 1 + tPhase2 = bit time - tSync - tProp
tPhase 1 + tPhase 2 = (10 * t_q) - (1 * t_q) - (1 * t_q)
tPhase 1 + tPhase 2 = 8 * t_{g}
tPhase1 = 4 * t_q
tPhase2 = 4 * t_{a}
                                          \tPhase1 = tPhase2
tTSeg1 = tProp + tPhase1
```

TSEG2	= TSeg2 -1 = 4-1 = 3
TSEG1	= TSeg1 -1 = 5-1 = 4
SJW	= SJW -1 = 4-1 = 3
BRP	= Baud rate prescaler - 1 = 50-1 =49

The final value programmed into the **CANBIT** register = 0x34F1.

18.4 Register Map

Table 18-6 on page 894 lists the registers. All addresses given are relative to the CAN base address of:

CAN0: 0x4004.0000CAN1: 0x4004.1000

Note that the CAN controller clock must be enabled before the registers can be programmed (see page 266). There must be a delay of 3 system clocks after the CAN module clock is enabled before any CAN module registers are accessed.

Table 18-6. CAN Register Map

Offset	Name	Type	Reset	Description	See page
0x000	CANCTL	R/W	0x0000.0001	CAN Control	896
0x004	CANSTS	R/W	0x0000.0000	CAN Status	898
0x008	CANERR	RO	0x0000.0000	CAN Error Counter	901
0x00C	CANBIT	R/W	0x0000.2301	CAN Bit Timing	902
0x010	CANINT	RO	0x0000.0000	CAN Interrupt	903
0x014	CANTST	R/W	0x0000.0000	CAN Test	904
0x018	CANBRPE	R/W	0x0000.0000	CAN Baud Rate Prescaler Extension	906
0x020	CANIF1CRQ	R/W	0x0000.0001	CAN IF1 Command Request	907
0x024	CANIF1CMSK	R/W	0x0000.0000	CAN IF1 Command Mask	908

Table 18-6. CAN Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x028	CANIF1MSK1	R/W	0x0000.FFFF	CAN IF1 Mask 1	911
0x02C	CANIF1MSK2	R/W	0x0000.FFFF	CAN IF1 Mask 2	912
0x030	CANIF1ARB1	R/W	0x0000.0000	CAN IF1 Arbitration 1	914
0x034	CANIF1ARB2	R/W	0x0000.0000	CAN IF1 Arbitration 2	915
0x038	CANIF1MCTL	R/W	0x0000.0000	CAN IF1 Message Control	917
0x03C	CANIF1DA1	R/W	0x0000.0000	CAN IF1 Data A1	920
0x040	CANIF1DA2	R/W	0x0000.0000	CAN IF1 Data A2	920
0x044	CANIF1DB1	R/W	0x0000.0000	CAN IF1 Data B1	920
0x048	CANIF1DB2	R/W	0x0000.0000	CAN IF1 Data B2	920
0x080	CANIF2CRQ	R/W	0x0000.0001	CAN IF2 Command Request	907
0x084	CANIF2CMSK	R/W	0x0000.0000	CAN IF2 Command Mask	908
0x088	CANIF2MSK1	R/W	0x0000.FFFF	CAN IF2 Mask 1	911
0x08C	CANIF2MSK2	R/W	0x0000.FFFF	CAN IF2 Mask 2	912
0x090	CANIF2ARB1	R/W	0x0000.0000	CAN IF2 Arbitration 1	914
0x094	CANIF2ARB2	R/W	0x0000.0000	CAN IF2 Arbitration 2	915
0x098	CANIF2MCTL	R/W	0x0000.0000	CAN IF2 Message Control	917
0x09C	CANIF2DA1	R/W	0x0000.0000	CAN IF2 Data A1	920
0x0A0	CANIF2DA2	R/W	0x0000.0000	CAN IF2 Data A2	920
0x0A4	CANIF2DB1	R/W	0x0000.0000	CAN IF2 Data B1	920
0x0A8	CANIF2DB2	R/W	0x0000.0000	CAN IF2 Data B2	920
0x100	CANTXRQ1	RO	0x0000.0000	CAN Transmission Request 1	921
0x104	CANTXRQ2	RO	0x0000.0000	CAN Transmission Request 2	921
0x120	CANNWDA1	RO	0x0000.0000	CAN New Data 1	922
0x124	CANNWDA2	RO	0x0000.0000	CAN New Data 2	922
0x140	CANMSG1INT	RO	0x0000.0000	CAN Message 1 Interrupt Pending	923
0x144	CANMSG2INT	RO	0x0000.0000	CAN Message 2 Interrupt Pending	923
0x160	CANMSG1VAL	RO	0x0000.0000	CAN Message 1 Valid	924
0x164	CANMSG2VAL	RO	0x0000.0000	CAN Message 2 Valid	924

18.5 CAN Register Descriptions

The remainder of this section lists and describes the CAN registers, in numerical order by address offset. There are two sets of Interface Registers that are used to access the Message Objects in the Message RAM: **CANIF1x** and **CANIF2x**. The function of the two sets are identical and are used to queue transactions.

Register 1: CAN Control (CANCTL), offset 0x000

This control register initializes the module and enables test mode and interrupts.

The bus-off recovery sequence (see CAN Specification Rev. 2.0) cannot be shortened by setting or clearing INIT. If the device goes bus-off, it sets INIT, stopping all bus activities. Once INIT has been cleared by the CPU, the device then waits for 129 occurrences of Bus Idle (129 * 11 consecutive High bits) before resuming normal operations. At the end of the bus-off recovery sequence, the Error Management Counters are reset.


During the waiting time after INIT is cleared, each time a sequence of 11 High bits has been monitored, a BITERROR0 code is written to the **CANSTS** register (the LEC field = 0x5), enabling the CPU to readily check whether the CAN bus is stuck Low or continuously disturbed, and to monitor the proceeding of the bus-off recovery sequence.

CAN Control (CANCTL)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000

Offset 0x000

Type R/W, reset 0x0000.0001



Bit/Field	Name	Туре	Reset	Description	Description			
31:8	reserved	RO	0x0000.00	compatibil	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.			
7	TEST	R/W	0	Test Mode	Enable			
				Value	Description			
				0	The CAN controller is operating normally.			
				1	The CAN controller is in test mode.			
6	CCE	R/W	0	Configurat	ion Change Enable			
				Value	Description			
				0	Write accesses to the CANBIT register are not allowed.			
				1	Write accesses to the CANBIT register are allowed if the INIT bit is 1.			
5	DAR	R/W	0	Disable Au	utomatic-Retransmission			
				Value	Description			
				0	Auto-retransmission of disturbed messages is enabled.			
				1	Auto-retransmission is disabled.			

Bit/Field	Name	Туре	Reset	Descripti	ion
4	reserved	RO	0	compatib	e should not rely on the value of a reserved bit. To provide collity with future products, the value of a reserved bit should be across a read-modify-write operation.
3	EIE	R/W	0	Error Inte	errupt Enable
				Value	Description
				0	No error status interrupt is generated.
				1	A change in the BOFF or EWARN bits in the CANSTS register generates an interrupt.
2	SIE	R/W	0	Status In	nterrupt Enable
				Value	Description
				0	No status interrupt is generated.
				1	An interrupt is generated when a message has successfully been transmitted or received, or a CAN bus error has been detected. A change in the TXOK, RXOK or LEC bits in the CANSTS register generates an interrupt.
1	ΙΕ	R/W	0	CAN Inte	errupt Enable
				Value	Description
				0	Interrupts disabled.
				1	Interrupts enabled.
0	INIT	R/W	1	Initializat	tion
				Value	Description
				0	Normal operation.
				1	Initialization started.

Register 2: CAN Status (CANSTS), offset 0x004

Important: This register is read-sensitive. See the register description for details.

The status register contains information for interrupt servicing such as Bus-Off, error count threshold, and error types.

The LEC field holds the code that indicates the type of the last error to occur on the CAN bus. This field is cleared when a message has been transferred (reception or transmission) without error. The unused error code 0x7 may be written by the CPU to manually set this field to an invalid error so that it can be checked for a change later.

An error interrupt is generated by the BOFF and EWARN bits, and a status interrupt is generated by the RXOK, TXOK, and LEC bits, if the corresponding enable bits in the **CAN Control (CANCTL)** register are set. A change of the EPASS bit or a write to the RXOK, TXOK, or LEC bits does not generate an interrupt.

Reading the **CAN Status (CANSTS)** register clears the **CAN Interrupt (CANINT)** register, if it is pending.

CAN Status (CANSTS)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000

Offset 0x004 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved	1						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved						BOFF	EWARN	EPASS	RXOK	TXOK		LEC			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0

Bit/Field	Name	Type	Reset	Description	1		
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.			
7	BOFF	RO	0	Bus-Off St	atus		
				Value	Description		
				0	The CAN controller is not in bus-off state.		
				1	The CAN controller is in bus-off state.		
6	EWARN	RO	0	Warning S	tatus		
				Value	Description		
				0	Both error counters are below the error warning limit of 96.		
				1	At least one of the error counters has reached the error warning limit of 96.		

Bit/Field	Name	Туре	Reset	Descripti	on
5	EPASS	RO	0	Error Pas	ssive
				Value	Description
				0	The CAN module is in the Error Active state, that is, the receive or transmit error count is less than or equal to 127.
				1	The CAN module is in the Error Passive state, that is, the receive or transmit error count is greater than 127.
4	RXOK	R/W	0	Received	d a Message Successfully
				Value	Description
				0	Since this bit was last cleared, no message has been successfully received.
				1	Since this bit was last cleared, a message has been successfully received, independent of the result of the acceptance filtering.
				This bit n	nust be cleared by writing a 0 to it.
3	TXOK	R/W	0	Transmit	ted a Message Successfully
				Value	Description
				0	Since this bit was last cleared, no message has been successfully transmitted.
				1	Since this bit was last cleared, a message has been successfully transmitted error-free and acknowledged by at least one other node.

This bit must be cleared by writing a 0 to it.

March 19, 2011 899

Bit/Field	Name	Туре	Reset	Descript	ion
2:0	LEC	R/W	0x0	Last Erro This is th	or Code ne type of the last error to occur on the CAN bus.
				Value	Description
				0x0	No Error
				0x1	Stuff Error More than 5 equal bits in a sequence have occurred in a part of a received message where this is not allowed.
				0x2	Format Error A fixed format part of the received frame has the wrong format.
				0x3	ACK Error The message transmitted was not acknowledged by another node.
				0x4	Bit 1 Error When a message is transmitted, the CAN controller monitors the data lines to detect any conflicts. When the arbitration field is transmitted, data conflicts are a part of the arbitration protocol. When other frame fields are transmitted, data conflicts are considered errors. A Bit 1 Error indicates that the device wanted to send a High level (logical 1) but the monitored bus value was Low (logical 0).
				0x5	Bit 0 Error A Bit 0 Error indicates that the device wanted to send a Low level (logical 0), but the monitored bus value was High (logical 1). During bus-off recovery, this status is set each time a sequence of 11 High bits has been monitored. By checking for this status, software can monitor the proceeding of the bus-off recovery sequence without any disturbances to the bus.
				0x6	CRC Error The CRC checksum was incorrect in the received message, indicating that the calculated value received did not match the calculated CRC of the data.
				0x7	No Event When the LEC bit shows this value, no CAN bus event was detected since this value was written to the LEC field.

Register 3: CAN Error Counter (CANERR), offset 0x008

This register contains the error counter values, which can be used to analyze the cause of an error.

CAN Error Counter (CANERR)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x008

Type RO, reset 0x0000.0000

.) [,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1	ı	· · · · · ·		1 1	rese	rved	T	1	1				_
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RP		1	ı	REC					'	ı	TE	c I		1	'
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	sit/Field		Nan		Туј		Reset		cription							
	31:16		reser	ved	R	0	0x0000	Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved preserved across a read-modify-write operation.						•		
	15		RF	•	R	С	0	Rec	eived E	rror Pass	ive					
								Valu	ue	Descrip	otion					
								0			ceive Ei 27 or le:	rror coun	ter is bel	low the E	Error Pa	ssive
								1			ceive Er 28 or gr	ror count eater).	er has re	eached th	ne Error	Passive
	14:8		RE	С	R	Э	0x00			or Count entains th		of the rec	eiver err	or count	er (0 to	127).
	7:0		TE	0	R	0	0x00	OO Transmit Error Counter This field contains the state of the transmit error				or count	er (0 to	255).		

Register 4: CAN Bit Timing (CANBIT), offset 0x00C


This register is used to program the bit width and bit quantum. Values are programmed to the system clock frequency. This register is write-enabled by setting the CCE and INIT bits in the **CANCTL** register. See "Bit Time and Bit Rate" on page 889 for more information.

CAN Bit Timing (CANBIT)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000

Offset 0x00C

Type R/W, reset 0x0000.2301



Bit/Field	Name	Туре	Reset	Description
31:15	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14:12	TSEG2	R/W	0x2	Time Segment after Sample Point $0x00-0x07$: The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. So, for example, the reset value of $0x2$ means that 3 (2+1) bit time quanta are defined for Phase2 (see Figure 18-4 on page 890). The bit time quanta is defined by the BRP field.
11:8	TSEG1	R/W	0x3	Time Segment Before Sample Point 0x00-0x0F: The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. So, for example, the reset value of 0x3 means that 4 (3+1) bit time quanta are defined for Phase1 (see Figure 18-4 on page 890). The bit time quanta is defined by the BRP field.
7:6	SJW	R/W	0x0	(Re)Synchronization Jump Width 0x00-0x03: The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. During the start of frame (SOF), if the CAN controller detects a phase error (misalignment), it can adjust the length of TSEG2 or TSEG1 by the value in SJW. So the reset value of 0 adjusts the length by 1 bit time quanta.
5:0	BRP	R/W	0x1	Baud Rate Prescaler The value by which the oscillator frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quantum. 0x00-0x03F: The actual interpretation by the hardware of this value is

such that one more than the value programmed here is used. ${\tt BRP}$ defines the number of CAN clock periods that make up 1 bit time

The **CANBRPE** register can be used to further divide the bit time.

quanta, so the reset value is 2 bit time quanta (1+1).

Register 5: CAN Interrupt (CANINT), offset 0x010

This register indicates the source of the interrupt.

If several interrupts are pending, the CAN Interrupt (CANINT) register points to the pending interrupt with the highest priority, disregarding the order in which the interrupts occurred. An interrupt remains pending until the CPU has cleared it. If the INTID field is not 0x0000 (the default) and the IE bit in the CANCTL register is set, the interrupt is active. The interrupt line remains active until the INTID field is cleared by reading the CANSTS register, or until the IE bit in the CANCTL register is cleared.


Reading the CAN Status (CANSTS) register clears the CAN Interrupt (CANINT) register, if it is pending.

CAN Interrupt (CANINT)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000

Offset 0x010

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	INTID	PΩ	0×0000	Interrunt Identifier

The number in this field indicates the source of the interrupt.

Value Description 0x0000 No interrupt pending 0x0001-0x0020 Number of the message object that caused the interrupt 0x0021-0x7FFF Reserved 0x8000 Status Interrupt 0x8001-0xFFFF Reserved


Register 6: CAN Test (CANTST), offset 0x014

This register is used for self-test and external pin access. It is write-enabled by setting the TEST bit in the CANCTL register. Different test functions may be combined, however, CAN transfers are affected if the TX bits in this register are not zero.

CAN Test (CANTST)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x014

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description				
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shou preserved across a read-modify-write operation.				
7	RX	RO	0	Receive Obs	servation			
				Value	Description			
				0	The CANnRx pin is low.			
				1	The CANnRx pin is high.			
6:5	TX	R/W	0x0	Transmit Co	entrol Control of the CANNTX pin.			

Value	Description
0x0	CAN Module Control $$_{\rm CANnTx}$$ is controlled by the CAN module; default operation
0x1	Sample Point The sample point is driven on the CANnTx signal. This mode is useful to monitor bit timing.
0x2	Driven Low CANnTx drives a low value. This mode is useful for checking the physical layer of the CAN bus.
0x3	Driven High CANnTx drives a high value. This mode is useful for checking the physical layer of the CAN bus.

Bit/Field	Name	Туре	Reset	Descriptio	on
4	LBACK	R/W	0	Loopback	Mode
				Value	Description
				0	Loopback mode is disabled.
				1	Loopback mode is enabled. In loopback mode, the data from the transmitter is routed into the receiver. Any data on the receive input is ignored.
3	SILENT	R/W	0	Silent Mod	de
				Value	Description
				0	Silent mode is disabled.
				1	Silent mode is enabled. In silent mode, the CAN controller does not transmit data but instead monitors the bus. This mode is also known as Bus Monitor mode.
2	BASIC	R/W	0	Basic Mod	de
				Value	Description
				0	Basic mode is disabled.
				1	Basic mode is enabled. In basic mode, software should use the CANIF1 registers as the transmit buffer and use the CANIF2 registers as the receive buffer.
1:0	reserved	RO	0x0	compatibil	should not rely on the value of a reserved bit. To provide lity with future products, the value of a reserved bit should be I across a read-modify-write operation.

Register 7: CAN Baud Rate Prescaler Extension (CANBRPE), offset 0x018


This register is used to further divide the bit time set with the BRP bit in the CANBIT register. It is write-enabled by setting the CCE bit in the **CANCTL** register.

CAN Baud Rate Prescaler Extension (CANBRPE)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000

Offset 0x018

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	BRPE	R/W	0x0	Baud Rate Prescaler Extension

0x00-0x0F: Extend the BRP bit in the CANBIT register to values up to 1023. The actual interpretation by the hardware is one more than the value programmed by BRPE (MSBs) and BRP (LSBs).

Register 8: CAN IF1 Command Request (CANIF1CRQ), offset 0x020 Register 9: CAN IF2 Command Request (CANIF2CRQ), offset 0x080

A message transfer is started as soon as there is a write of the message object number to the MNUM field when the TXRQST bit in the CANIF1MCTL register is set. With this write operation, the BUSY bit is automatically set to indicate that a transfer between the CAN Interface Registers and the internal message RAM is in progress. After a wait time of 3 to 6 CAN_CLK periods, the transfer between the interface register and the message RAM completes, which then clears the BUSY bit.

CAN IF1 Command Request (CANIF1CRQ)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x020

Type R/W, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BUSY					reserved							MN	UM		
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit/Field	Name	Туре	Reset	Description	
31:16	reserved	RO	0x0000	compatibility	uld not rely on the value of a reserved bit. To provide with future products, the value of a reserved bit should be ross a read-modify-write operation.
15	BUSY	RO	0	Busy Flag	
				Value	Description
				0	This bit is cleared when read/write action has finished.
				1	This bit is set when a write occurs to the message number in this register.
14:6	reserved	RO	0x00	compatibility	uld not rely on the value of a reserved bit. To provide with future products, the value of a reserved bit should be ross a read-modify-write operation.
5:0	MNUM	R/W	0x01		mber of the 32 message objects in the message RAM for data message objects are numbered from 1 to 32.
				Value	Description
				0x00	Reserved 0 is not a valid message number; it is interpreted as 0x20, or object 32.
				0x01-0x20	Message Number Indicates specified message object 1 to 32.

0x21-0x3F

Reserved

it is interpreted as 0x01-0x1F.

Not a valid message number; values are shifted and

Register 10: CAN IF1 Command Mask (CANIF1CMSK), offset 0x024 Register 11: CAN IF2 Command Mask (CANIF2CMSK), offset 0x084

Reading the Command Mask registers provides status for various functions. Writing to the Command Mask registers specifies the transfer direction and selects which buffer registers are the source or target of the data transfer.

Note that when a read from the message object buffer occurs when the WRNRD bit is clear and the CLRINTPND and/or NEWDAT bits are set, the interrupt pending and/or new data flags in the message object buffer are cleared.

CAN IF1 Command Mask (CANIF1CMSK)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000

Offset 0x024

Type R/W, reset 0x0000.0000

Туре	R/W, res	set 0x0000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1	1	1 1	rese	i i erved I		1					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved I	1	1		WRNRD	MASK	ARB	CONTROL	CLRINTPND	NEWDAT / TXRQST	DATAA	DATAB
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:8		reser	ved	R	0	0x0000.00	con	tware sho	with futu	ure prod	ucts, the	value of	a reserv		

31:8	reserved	RO	0x0000.00	compatil	e should not rely on the value of a reserved bit. To provide bility with future products, the value of a reserved bit should be ad across a read-modify-write operation.
7	WRNRD	R/W	0	Write, No	ot Read
				Value	Description
				0	Transfer the data in the CAN message object specified by the the MNUM field in the CANIFnCRQ register into the CANIFn registers.
				1	Transfer the data in the CANIFn registers to the CAN message object specified by the MNUM field in the CAN Command Request (CANIFnCRQ).

Note: Interrupt pending and new data conditions in the message buffer can be cleared by reading from the buffer (WRNRD = 0) when the CLRINTPND and/or NEWDAT bits are set.

6 MASK R/W 0 Access Mask Bits

Value Description

Mask bits unchanged.

Transfer IDMASK + DIR + MXTD of the message object into the Interface registers.

Bit/Field	Name	Туре	Reset	Descriptio	n
5	ARB	R/W	0	Access Ar	bitration Bits
				Value	Description
				0	Arbitration bits unchanged.
				1	Transfer ID + DIR + XTD + MSGVAL of the message object into the Interface registers.
4	CONTROL	R/W	0	Access Co	ontrol Bits
				Value	Description
				0	Control bits unchanged.
				1	Transfer control bits from the CANIFnMCTL register into the Interface registers.
3	CLRINTPND	R/W	0		rrupt Pending Bit on of this bit depends on the configuration of the WRNRD bit.
				Value D	Description
				fr If	WRNRD is clear, the interrupt pending status is transferred om the message buffer into the CANIFNMCTL register. WRNRD is set, the INTPND bit in the message object remains nchanged.
				1 If m to b If	WRNRD is clear, the interrupt pending status is cleared in the nessage buffer. Note the value of this bit that is transferred to the CANIFnMCTL register always reflects the status of the its before clearing. WRNRD is set, the INTPND bit is cleared in the message bject.
2	NEWDAT / TXRQST	R/W	0		/ TXRQST Bit on of this bit depends on the configuration of the WRNRD bit.
				Value D	escription
				fr	WRNRD is clear, the value of the new data status is transferred om the message buffer into the CANIFnMCTL register. WRNRD is set, a transmission is not requested.
				4 16	

1 If WRNRD is clear, the new data status is cleared in the message buffer. Note the value of this bit that is transferred to the CANIFnMCTL register always reflects the status of the bits before clearing.

If wrnrd is set, a transmission is requested. Note that when this bit is set, the ${\tt TXRQST}$ bit in the <code>CANIFnMCTL</code> register is ignored.

Bit/Field	Name	Туре	Reset	Description	1
1	DATAA	R/W	0		ta Byte 0 to 3 on the configuration of the WRNRD bit.
				Value	Description
				0	Data bytes 0-3 are unchanged.
				1	If WRNRD is clear, transfer data bytes 0-3 in CANIFnDA1 and CANIFnDA2 to the message object. If WRNRD is set, transfer data bytes 0-3 in message object to CANIFnDA1 and CANIFnDA2.
0	DATAB	R/W	0		ta Byte 4 to 7 on the configuration of the WRNRD bit
				Value	Description
				0	Data bytes 4-7 are unchanged.
				1	If WRNRD is clear, transfer data bytes 4-7 in CANIFnDA1 and CANIFnDA2 to the message object. If WRNRD is set, transfer data bytes 4-7 in message object to CANIFnDA1 and CANIFnDA2.

Register 12: CAN IF1 Mask 1 (CANIF1MSK1), offset 0x028 Register 13: CAN IF2 Mask 1 (CANIF2MSK1), offset 0x088


The mask information provided in this register accompanies the data (CANIFnDAn), arbitration information (CANIFnARBn), and control information (CANIFnMCTL) to the message object in the message RAM. The mask is used with the ID bit in the CANIFnARBn register for acceptance filtering. Additional mask information is contained in the CANIFnMSK2 register.

CAN IF1 Mask 1 (CANIF1MSK1)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000

Offset 0x028

Type R/W, reset 0x0000.FFFF



Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	MSK	R/W	0xFFFF	Identifier Mask

When using a 29-bit identifier, these bits are used for bits [15:0] of the ID. The MSK field in the CANIFnMSK2 register are used for bits [28:16] of the ID. When using an 11-bit identifier, these bits are ignored.

Value	Description
0	The corresponding identifier field (ID) in the message object cannot inhibit the match in acceptance filtering.
1	The corresponding identifier field (ID) is used for acceptance filtering.

Register 14: CAN IF1 Mask 2 (CANIF1MSK2), offset 0x02C Register 15: CAN IF2 Mask 2 (CANIF2MSK2), offset 0x08C

This register holds extended mask information that accompanies the **CANIFnMSK1** register.

CAN IF1 Mask 2 (CANIF1MSK2)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x02C Type R/W reset 0x0000 FFF

	R/W, res	et 0x0000).FFFF													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•	•					rese	rved	'		•			•	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
NOSCI	15	14	13	12	11		9	8	7	6	5			2		0
	MXTD	MDIR	reserved	12		10	1 1		- ′	MSK	3	4 I	3	2	1	·
Туре	R/W	R/W	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	0	0	0	0	0	1	1	1	1	1	1	1	1
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:16		reserv	/ed	R	0	0x0000	com	patibility	ould not of with futuoross a re	ire prod	ucts, the	value of	a reserv		
	15		MXT	D	R/	W	1	Mas	k Exten	ded Ideni	ifier					
								Valı	ue	Descrip	tion					
								0					oit (XTD in the acc			
								1		The extended filtering.		dentifier t	oit XTD is	used fo	r accept	ance
	14		MDI	R	R/	W	1	Mas	k Messa	age Direc	tion					
								Valu	ue	Descrip	tion					
								0					oit (DIR i			RB2
								1		The me filtering.	_	irection t	oit DIR is	used fo	r accept	ance
	13		reserv	/ed	R	0	1			ould not i						

preserved across a read-modify-write operation.


Bit/Field	Name	Туре	Reset	Description	on
12:0	MSK	R/W	0xFF	ID. The м	ng a 29-bit identifier, these bits are used for bits [28:16] of the SK field in the CANIFnMSK1 register are used for bits [15:0] When using an 11-bit identifier, MSK [12:2] are used for bits
				1	The corresponding identifier field (${{\tt ID}}$) is used for acceptance filtering.

Register 16: CAN IF1 Arbitration 1 (CANIF1ARB1), offset 0x030 Register 17: CAN IF2 Arbitration 1 (CANIF2ARB1), offset 0x090

These registers hold the identifiers for acceptance filtering.

CAN IF1 Arbitration 1 (CANIF1ARB1)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x030 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	ID	R/W	0x0000	Message Identifier

This bit field is used with the ID field in the **CANIFnARB2** register to create the message identifier.

When using a 29-bit identifier, bits 15:0 of the **CANIFnARB1** register are [15:0] of the ID, while bits 12:0 of the **CANIFnARB2** register are [28:16] of the ID.

When using an 11-bit identifier, these bits are not used.

Register 18: CAN IF1 Arbitration 2 (CANIF1ARB2), offset 0x034 Register 19: CAN IF2 Arbitration 2 (CANIF2ARB2), offset 0x094

These registers hold information for acceptance filtering.

CAN IF1 Arbitration 2 (CANIF1ARB2)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x034

	et 0x034 R/W, rese	et 0x000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'		'	•	'	'		rese	rved	•		•		•	•	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
reset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MSGVAL	XTD	DIR	<u> </u>	· · · ·	1	, , ,		· ·	ID		· -	. 		<u> </u>	1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ı	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:16		reser	ved	R	0	0x0000	Soft	ware sh	ould not	rely on t	he value	of a res	erved bit	t. To pro	vide
								com	patibility	with futucross a r	ure prodi	ucts, the	value of	a reserv	•	
	15		MSG	VAL	R	W	0	Mes	sage Va	alid						
								Valu	ue	Descrip	tion					
								0		The me	ssage ol	bject is i	gnored b	y the me	essage h	andler.
								1			red by th		configure age hand			
								initia The are i in th	alization MSGVAI modified e CANIF	nessage and befor bit mus or if the FnARBn he DLC fi	ore clear t also be message registers	ing the I cleared e object i , the XTI	NIT bit i before a s no long and DIF	n the CA any of the ger requi	ANCTL re following the contract of the contrac	egister. ng bits ID fields
	14		XT	D	R	W	0	Exte	ended Id	entifier						
								Valu	ue	Descr	iption					
								0		An 11- object		dard Ide	ntifier is	used for	this me	ssage
								1		A 29-k	oit Exten	ded Ider	ntifier is u	used for	this mes	sage

object.

Bit/Field	Name	Туре	Reset	Description
13	DIR	R/W	0	Message Direction
				Value Description
				Receive. When the TXRQST bit in the CANIFnMCTL register is set, a remote frame with the identifier of this message object is received. On reception of a data frame with matching identifier, that message is stored in this message object.
				Transmit. When the TXRQST bit in the CANIFnMCTL register is set, the respective message object is transmitted as a data frame. On reception of a remote frame with matching identifier, the TXRQST bit of this message object is set (if RMTEN=1).
12:0	ID	R/W	0x000	Message Identifier This bit field is used with the ID field in the CANIFnARB2 register to create the message identifier. When using a 29-bit identifier, ID[15:0] of the CANIFnARB1 register are [15:0] of the ID, while these bits, ID[12:0], are [28:16] of the ID. When using an 11-bit identifier, ID[12:2] are used for bits [10:0] of the ID. The ID field in the CANIFnARB1 register is ignored.

Register 20: CAN IF1 Message Control (CANIF1MCTL), offset 0x038 Register 21: CAN IF2 Message Control (CANIF2MCTL), offset 0x098

This register holds the control information associated with the message object to be sent to the Message RAM.

CAN IF1 Message Control (CANIF1MCTL)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000

Offset 0x038
Type R/W, reset 0x0000.0000

Type	R/W, res	et 0x0000	.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved							•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	NEWDAT	MSGLST	INTPND	UMASK	TXIE	RXIE	RMTEN	TXRQST	EOB		reserved			DI	LC	1
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription	1						
	31:16		reserv	ved	R	0	0x0000	com	patibilit	ty with fut	rely on thure produread-mod	icts, the	value of	a reserv	•	
	15		NEW	DAT	R/	W	0	New	/ Data							
								Valu	ıe	Description	on					
								0		message	data has b object by was clear	the me	ssage ha			
								1			sage hand portion of				en new d	lata into
	14		MSGL	.ST	R/	W	0	Mes	sage L	.ost						
								Valu	ıe	Descrip	tion					
								0			sage was		ice the la	st time t	his bit w	as
								1			ssage ha ⁄hen NEWI				-	
										•	for messa ter is clea			n the DII	R bit in th	he
	13		INTP	ND	R/	W	0	Inter	rupt Pe	ending						
								Valu	ue	Descripti	on					
								0		This mes	sage obje	ect is no	t the sou	irce of a	n interru	pt.
								1		interrupt	ssage obje identifier object if priority.	in the C	ANINT r	egister p	oints to	this

Bit/Field	Name	Туре	Reset	Descript	ion
12	UMASK	R/W	0	Use Acc	eptance Mask
				Value	Description
				0	Mask is ignored.
				1	Use mask (MSK, MXTD, and MDIR bits in the CANIFnMSKn registers) for acceptance filtering.
11	TXIE	R/W	0	Transmi	t Interrupt Enable
				Value	Description
				0	The INTPND bit in the CANIFnMCTL register is unchanged after a successful transmission of a frame.
				1	The INTPND bit in the CANIFNMCTL register is set after a successful transmission of a frame.
10	RXIE	R/W	0	Receive	Interrupt Enable
				Value	Description
				0	The INTPND bit in the CANIFnMCTL register is unchanged after a successful reception of a frame.
				1	The INTPND bit in the CANIFNMCTL register is set after a successful reception of a frame.
9	RMTEN	R/W	0	Remote	Enable
				Value	Description
				0	At the reception of a remote frame, the TXRQST bit in the CANIFnMCTL register is left unchanged.
				1	At the reception of a remote frame, the TXRQST bit in the CANIFnMCTL register is set.
8	TXRQST	R/W	0	Transmit	t Request
				Value	Description
				0	This message object is not waiting for transmission.
				1	The transmission of this message object is requested and is not yet done.
				Note:	If the \mathtt{WRNRD} and \mathtt{TXRQST} bits in the <code>CANIFnCMSK</code> register are set, this bit is ignored.

identifier at other nodes. When the message handler stores a data frame, it writes DLC to the value given by the received message.

Bit/Field	Name	Туре	Reset	Description	
7	EOB	R/W	0	End of Buff	ег
				Value	Description
				0	Message object belongs to a FIFO Buffer and is not the last message object of that FIFO Buffer.
				1	Single message object or last message object of a FIFO Buffer.
				to build a F	sed to concatenate two or more message objects (up to 32) IFO buffer. For a single message object (thus not belonging uffer), this bit must be set.
6:4	reserved	RO	0x0	compatibilit	nould not rely on the value of a reserved bit. To provide y with future products, the value of a reserved bit should be across a read-modify-write operation.
3:0	DLC	R/W	0x0	Data Lengt	n Code
				Value	Description
				0x0-0x8	Specifies the number of bytes in the data frame.
				0x9-0xF	Defaults to a data frame with 8 bytes.
					Id in the CANIFnMCTL register of a message object must the same as in all the corresponding objects with the same

March 19, 2011 919

Register 22: CAN IF1 Data A1 (CANIF1DA1), offset 0x03C

Register 23: CAN IF1 Data A2 (CANIF1DA2), offset 0x040

Register 24: CAN IF1 Data B1 (CANIF1DB1), offset 0x044

Register 25: CAN IF1 Data B2 (CANIF1DB2), offset 0x048

Register 26: CAN IF2 Data A1 (CANIF2DA1), offset 0x09C

Register 27: CAN IF2 Data A2 (CANIF2DA2), offset 0x0A0

Register 28: CAN IF2 Data B1 (CANIF2DB1), offset 0x0A4


Register 29: CAN IF2 Data B2 (CANIF2DB2), offset 0x0A8

These registers contain the data to be sent or that has been received. In a CAN data frame, data byte 0 is the first byte to be transmitted or received and data byte 7 is the last byte to be transmitted or received. In CAN's serial bit stream, the MSB of each byte is transmitted first.

CAN IF1 Data A1 (CANIF1DA1)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x03C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	DATA	R/W	0x0000	Data

The CANIFnDA1 registers contain data bytes 1 and 0; CANIFnDA2 data bytes 3 and 2; CANIFnDB1 data bytes 5 and 4; and CANIFnDB2 data bytes 7 and 6.


Register 30: CAN Transmission Request 1 (CANTXRQ1), offset 0x100 Register 31: CAN Transmission Request 2 (CANTXRQ2), offset 0x104

The **CANTXRQ1** and **CANTXRQ2** registers hold the TXRQST bits of the 32 message objects. By reading out these bits, the CPU can check which message object has a transmission request pending. The TXRQST bit of a specific message object can be changed by three sources: (1) the CPU via the **CANIFNMCTL** register, (2) the message handler state machine after the reception of a remote frame, or (3) the message handler state machine after a successful transmission.

The **CANTXRQ1** register contains the TXRQST bits of the first 16 message objects in the message RAM; the **CANTXRQ2** register contains the TXRQST bits of the second 16 message objects.

CAN Transmission Request 1 (CANTXRQ1)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x100 Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	TXRQST	RO	0x0000	Transmission Request Bits

Value	Description
0	The corresponding message object is not waiting for transmission.
1	The transmission of the corresponding message object is requested and is not yet done.

Register 32: CAN New Data 1 (CANNWDA1), offset 0x120


Register 33: CAN New Data 2 (CANNWDA2), offset 0x124

The **CANNWDA1** and **CANNWDA2** registers hold the NEWDAT bits of the 32 message objects. By reading these bits, the CPU can check which message object has its data portion updated. The NEWDAT bit of a specific message object can be changed by three sources: (1) the CPU via the **CANIFnMCTL** register, (2) the message handler state machine after the reception of a data frame, or (3) the message handler state machine after a successful transmission.

The **CANNWDA1** register contains the NEWDAT bits of the first 16 message objects in the message RAM; the **CANNWDA2** register contains the NEWDAT bits of the second 16 message objects.

CAN New Data 1 (CANNWDA1)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x120



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	NEWDAT	RO	0x0000	New Data Bits

Value

Description

0	No new data has been written into the data portion of the
U	•
	corresponding message object by the message handler since
	the last time this flag was cleared by the CPU.
1	The message handler or the CPU has written new data into

The message handler or the CPU has written new data into the data portion of the corresponding message object.

Register 34: CAN Message 1 Interrupt Pending (CANMSG1INT), offset 0x140 Register 35: CAN Message 2 Interrupt Pending (CANMSG2INT), offset 0x144

The **CANMSG1INT** and **CANMSG2INT** registers hold the INTPND bits of the 32 message objects. By reading these bits, the CPU can check which message object has an interrupt pending. The INTPND bit of a specific message object can be changed through two sources: (1) the CPU via the **CANIFNMCTL** register, or (2) the message handler state machine after the reception or transmission of a frame.

This field is also encoded in the **CANINT** register.

The **CANMSG1INT** register contains the INTPND bits of the first 16 message objects in the message RAM; the **CANMSG2INT** register contains the INTPND bits of the second 16 message objects.

CAN Message 1 Interrupt Pending (CANMSG1INT)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000

Offset 0x140

Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved I							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			ı		i .			INTI	PND I	ı						
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	INTPND	RO	0x0000	Interrupt Pending Bits

Value	Description
0	The corresponding message object is not the source of an interrupt.
1	The corresponding message object is the source of an

interrupt.

Register 36: CAN Message 1 Valid (CANMSG1VAL), offset 0x160 Register 37: CAN Message 2 Valid (CANMSG2VAL), offset 0x164


The **CANMSG1VAL** and **CANMSG2VAL** registers hold the MSGVAL bits of the 32 message objects. By reading these bits, the CPU can check which message object is valid. The message valid bit of a specific message object can be changed with the **CANIFnARB2** register.

The **CANMSG1VAL** register contains the MSGVAL bits of the first 16 message objects in the message RAM; the **CANMSG2VAL** register contains the MSGVAL bits of the second 16 message objects in the message RAM.

CAN Message 1 Valid (CANMSG1VAL)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x160

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	MSGVAL	RO	0x0000	Message Valid Bits

Value

Description

0	The corresponding message object is not configured and is ignored by the message handler.
1	The corresponding message object is configured and should be considered by the message handler.

19 Ethernet Controller

The Stellaris[®] Ethernet Controller consists of a fully integrated media access controller (MAC) and network physical (PHY) interface. The Ethernet Controller conforms to *IEEE 802.3* specifications and fully supports 10BASE-T and 100BASE-TX standards.

The Stellaris Ethernet Controller module has the following features:

- Conforms to the *IEEE 802.3-2002 specification*
 - 10BASE-T/100BASE-TX IEEE-802.3 compliant. Requires only a dual 1:1 isolation transformer interface to the line
 - 10BASE-T/100BASE-TX ENDEC, 100BASE-TX scrambler/descrambler
 - Full-featured auto-negotiation
- Multiple operational modes
 - Full- and half-duplex 100 Mbps
 - Full- and half-duplex 10 Mbps
 - Power-saving and power-down modes
- Highly configurable
 - Programmable MAC address
 - LED activity selection
 - Promiscuous mode support
 - CRC error-rejection control
 - User-configurable interrupts
- Physical media manipulation
 - MDI/MDI-X cross-over support through software assist
 - Register-programmable transmit amplitude
 - Automatic polarity correction and 10BASE-T signal reception
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
 - Separate channels for transmit and receive
 - Receive channel request asserted on packet receipt
 - Transmit channel request asserted on empty transmit FIFO

19.1 Block Diagram

As shown in Figure 19-1 on page 926, the Ethernet Controller is functionally divided into two layers: the Media Access Controller (MAC) layer and the Network Physical (PHY) layer. These layers correspond to the OSI model layers 2 and 1, respectively. The CPU accesses the Ethernet Controller via the MAC layer. The MAC layer provides transmit and receive processing for Ethernet frames. The MAC layer also provides the interface to the PHY layer via an internal Media Independent Interface (MII). The PHY layer communicates with the Ethernet bus.

Figure 19-1. Ethernet Controller




Figure 19-2 on page 926 shows more detail of the internal structure of the Ethernet Controller and how the register set relates to various functions.




Figure 19-2. Ethernet Controller Block Diagram

19.2 Signal Description

Table 19-1 on page 927 and Table 19-2 on page 927 list the external signals of the Ethernet Controller and describe the function of each. The Ethernet LED signals are alternate functions for GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the GPIO pin placement for the LED signals. The AFSEL bit in the GPIO Alternate Function Select (GPIOAFSEL) register (page 445) should be set to choose the LED function. The number in parentheses is the encoding that must be programmed into the PMCn field in the GPIO Port Control (GPIOPCTL) register (page 463) to assign the LED0 and LED1 signals to the specified GPIO port pins. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 421. The remaining signals (with the word "fixed" in the Pin Mux/Pin Assignment column) have a fixed pin assignment and function.

Table 19-1. Signals for Ethernet (100LQFP)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
ERBIAS	33	fixed	0	Analog	12.4-k Ω resistor (1% precision) used internally for Ethernet PHY.
LED0	59	PF3 (1)	0	TTL	Ethernet LED 0.
LED1	60	PF2 (1)	0	TTL	Ethernet LED 1.
MDIO	58	fixed	I/O	OD	MDIO of the Ethernet PHY.
RXIN	37	fixed	I	Analog	RXIN of the Ethernet PHY.
RXIP	40	fixed	1	Analog	RXIP of the Ethernet PHY.
TXON	46	fixed	0	TTL	TXON of the Ethernet PHY.
TXOP	43	fixed	0	TTL	TXOP of the Ethernet PHY.
XTALNPHY	17	fixed	0	Analog	Ethernet PHY XTALN 25-MHz oscillator crystal output.
XTALPPHY	16	fixed	I	Analog	Ethernet PHY XTALP 25-MHz oscillator crystal input.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 19-2. Signals for Ethernet (108BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
ERBIAS	J3	fixed	0	Analog	12.4-k Ω resistor (1% precision) used internally for Ethernet PHY.
LED0	J12	PF3 (1)	0	TTL	Ethernet LED 0.
LED1	J11	PF2 (1)	0	TTL	Ethernet LED 1.
MDIO	L9	fixed	I/O	OD	MDIO of the Ethernet PHY.
RXIN	L7	fixed	I	Analog	RXIN of the Ethernet PHY.
RXIP	M7	fixed	1	Analog	RXIP of the Ethernet PHY.
TXON	L8	fixed	0	TTL	TXON of the Ethernet PHY.
TXOP	M8	fixed	0	TTL	TXOP of the Ethernet PHY.
XTALNPHY	J1	fixed	0	Analog	Ethernet PHY XTALN 25-MHz oscillator crystal output.
XTALPPHY	J2	fixed	I	Analog	Ethernet PHY XTALP 25-MHz oscillator crystal input.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

19.3 Functional Description

Note: A 12.4-k Ω resistor should be connected between the ERBIAS and ground. The 12.4-k Ω resistor should have a 1% tolerance and should be located in close proximity to the ERBIAS pin. Power dissipation in the resistor is low, so a chip resistor of any geometry may be used.

The functional description of the Ethernet Controller is discussed in the following sections.


19.3.1 MAC Operation

The following sections describe the operation of the MAC layer, including an overview of the Ethernet frame format, the MAC layer FIFOs, Ethernet transmission and reception options, and LED indicators.

19.3.1.1 Ethernet Frame Format

Ethernet data is carried by Ethernet frames. The basic frame format is shown in Figure 19-3 on page 928.

Figure 19-3. Ethernet Frame



The seven fields of the frame are transmitted from left to right. The bits within the frame are transmitted from least to most significant bit.

■ Preamble

The Preamble field is used to synchronize with the received frame's timing. The preamble is 7 octets long.

Start Frame Delimiter (SFD)

The SFD field follows the preamble pattern and indicates the start of the frame. Its value is 1010.1011b.

■ Destination Address (DA)

This field specifies destination addresses for which the frame is intended. The LSB (bit 16 of DA oct 1 in the frame, see Table 19-3 on page 930) of the DA determines whether the address is an individual (0), or group/multicast (1) address.

Source Address (SA)

The source address field identifies the station from which the frame was initiated.

■ Length/Type Field

The meaning of this field depends on its numeric value. This field can be interpreted as length or type code. The maximum length of the data field is 1500 octets. If the value of the Length/Type field is less than or equal to 1500 decimal, it indicates the number of MAC client data octets. If the value of this field is greater than or equal to 1536 decimal, then it encodes the type interpretation. The meaning of the Length/Type field when the value is between 1500 and 1536 decimal is unspecified by the IEEE 802.3 standard. However, the Ethernet Controller assumes type interpretation if the value of the Length/Type field is greater than 1500 decimal. The definition

of the Type field is specified in the IEEE 802.3 standard. The first of the two octets in this field is most significant.

Data

The data field is a sequence of octets that is at least 46 in length, up to 1500 in length. Full data transparency is provided so any values can appear in this field. A minimum frame size of 46 octets is required to meet the IEEE standard. If the frame size is too small, the Ethernet Controller automatically appends extra bits (a pad), thus the pad can have a size of 0 to 46 octets. Data padding can be disabled by clearing the PADEN bit in the **Ethernet MAC Transmit Control** (MACTCTL) register.

For the Ethernet Controller, data sent/received can be larger than 1500 bytes without causing a Frame Too Long error. Instead, a FIFO overrun error is reported using the FOV bit in the **Ethernet MAC Raw Interrupt Status (MACRIS)** register when the frame received is too large to fit into the Ethernet Controller's 2K RAM.

■ Frame Check Sequence (FCS)

The frame check sequence carries the cyclic redundancy check (CRC) value. The CRC is computed over the destination address, source address, length/type, and data (including pad) fields using the CRC-32 algorithm. The Ethernet Controller computes the FCS value one nibble at a time. For transmitted frames, this field is automatically inserted by the MAC layer, unless disabled by clearing the CRC bit in the **MACTCTL** register. For received frames, this field is automatically checked. If the FCS does not pass, the frame is not placed in the RX FIFO, unless the FCS check is disabled by clearing the BADCRC bit in the **MACRCTL** register.

19.3.1.2 MAC Layer FIFOs

The Ethernet Controller is capable of simultaneous transmission and reception. This feature is enabled by setting the DUPLEX bit in the **MACTCTL** register.

For Ethernet frame transmission, a 2-KB transmit FIFO is provided that can be used to store a single frame. While the *IEEE 802.3 specification* limits the size of an Ethernet frame's payload section to 1500 Bytes, the Ethernet Controller places no such limit. The full buffer can be used for a payload of up to 2032 bytes (as the first 16 bytes in the FIFO are reserved for destination address, source address and length/type information).

For Ethernet frame reception, a 2-KB receive FIFO is provided that can be used to store multiple frames, up to a maximum of 31 frames. If a frame is received, and there is insufficient space in the RX FIFO, an overflow error is indicated using the FOV bit in the **MACRIS** register.

For details regarding the TX and RX FIFO layout, refer to Table 19-3 on page 930. Please note the following difference between TX and RX FIFO layout. For the TX FIFO, the Data Length field in the first FIFO word refers to the Ethernet frame data payload, as shown in the 5th to nth FIFO positions. For the RX FIFO, the Frame Length field is the total length of the received Ethernet frame, including the Length/Type bytes and the FCS bits.

If FCS generation is disabled by clearing the CRC bit in the **MACTCTL** register, the last word in the TX FIFO must contain the FCS bytes for the frame that has been written to the FIFO.

Also note that if the length of the data payload section is not a multiple of 4, the FCS field is not be aligned on a word boundary in the FIFO. However, for the RX FIFO, the beginning of the next frame is always on a word boundary.

Table 19-3. TX & RX FIFO Organization

FIFO Word Read/Write Sequence	Word Bit Fields	TX FIFO (Write)	RX FIFO (Read)				
	7:0	Data Length Least Significant Byte	Frame Length Least Significant Byte				
1st	15:8	Data Length Most Significant Byte	Frame Length Most Significant Byte				
	23:16	DA	oct 1				
	31:24	DA	oct 2				
	7:0	DA	oct 3				
On d	15:8	DA	oct 4				
2nd	23:16	DA	oct 5				
	31:24	DA	oct 6				
	7:0	SA	SA oct 1				
01	15:8	SA	oct 2				
3rd	23:16	SA	oct 3				
	31:24	SA	oct 4				
	7:0	SA	SA oct 5				
441-	15:8	SA	SA oct 6				
4th	23:16	Len/Type Most	Len/Type Most Significant Byte				
	31:24	Len/Type Least	Significant Byte				
	7:0	data	data oct n				
5th to nth	15:8	data c	data oct n+1				
oth to nth	23:16	data d	data oct n+2				
	31:24	data d	data oct n+3				
	7:0	FC	FCS 1 ^a				
	15:8	FC	FCS 2 ^a				
last	23:16	FC	S 3 ^a				
	31:24	FC	S 4 ^a				

a. If the CRC bit in the MACTCTL register is clear, the FCS bytes must be written with the correct CRC. If the CRC bit is set, the Ethernet Controller automatically writes the FCS bytes.

19.3.1.3 Ethernet Transmission Options

At the MAC layer, the transmitter can be configured for both full-duplex and half-duplex operation by using the <code>DUPLEX</code> bit in the **MACTCTL** register. Note that in 10BASE-T half-duplex mode, the transmitted data is looped back on the receive path.

The Ethernet Controller automatically generates and inserts the Frame Check Sequence (FCS) at the end of the transmit frame when the CRC bit in the **MACTCTL** register is set. However, for test purposes, this feature can be disabled in order to generate a frame with an invalid CRC by clearing the CRC bit.

The *IEEE 802.3 specification* requires that the Ethernet frame payload section be a minimum of 46 bytes. The Ethernet Controller automatically pads the data section if the payload data section loaded into the FIFO is less than the minimum 46 bytes when the PADEN bit in the **MACTCTL** register is set. This feature can be disabled by clearing the PADEN bit.

The transmitter must be enabled by setting the TXEN bit in the MACTCTL register.

19.3.1.4 Ethernet Reception Options

The Ethernet Controller RX FIFO should be cleared during software initialization. The receiver should first be disabled by clearing the RXEN bit in the **Ethernet MAC Receive Control (MACRCTL)** register, then the FIFO can be cleared by setting the RSTFIFO bit in the **MACRCTL** register.

The receiver automatically rejects frames that contain bad CRC values in the FCS field. In this case, a Receive Error interrupt is generated and the receive data is lost. To accept all frames, clear the BADCRC bit in the **MACRCTL** register.

In normal operating mode, the receiver accepts only those frames that have a destination address that matches the address programmed into the **Ethernet MAC Individual Address 0 (MACIA0)** and **Ethernet MAC Individual Address 1 (MACIA1)** registers. However, the Ethernet receiver can also be configured for Promiscuous and Multicast modes by setting the PRMS and AMUL bits in the **MACRCTL** register.

19.3.1.5 LED Indicators

The Ethernet Controller supports two LED signals that can be used to indicate various states of operation. These signals are mapped to the LED0 and LED1 pins. By default, these pins are configured as GPIO signals (PF3 and PF2). For the Ethernet Controller to drive these signals, they must be reconfigured to their hardware function. See "General-Purpose Input/Outputs (GPIOs)" on page 421 for additional details. The function of these pins is programmable using the **Ethernet MAC LED Encoding (MACLED)** register. Refer to page 961 for additional details on how to program these LED functions.

19.3.2 Internal MII Operation

For the MII management interface to function properly, the MDIO signal must be connected through a 10 k Ω pull-up resistor to the +3.3 V supply. Failure to connect this pull-up resistor prevents management transactions on this internal MII to function. Note that it is possible for data transmission across the MII to still function since the PHY layer auto-negotiates the link parameters by default.

For the MII management interface to function properly, the internal clock must be divided down from the system clock to a frequency no greater than 2.5 MHz. The **Ethernet MAC Management Divider (MACMDV)** register contains the divider used for scaling down the system clock. See page 956 for more details about the use of this register.

19.3.3 PHY Operation

The Physical Layer (PHY) in the Ethernet Controller includes integrated ENDECs, scrambler/descrambler, dual-speed clock recovery, and full-featured auto-negotiation functions. The transmitter includes an on-chip pulse shaper and a low-power line driver. The receiver has an adaptive equalizer and a baseline restoration circuit required for accurate clock and data recovery. The transceiver interfaces to Category-5 unshielded twisted pair (Cat-5 UTP) cabling for 100BASE-TX applications, and Category-3 unshielded twisted pair (Cat-3 UTP) for 10BASE-T applications. The Ethernet Controller is connected to the line media via dual 1:1 isolation transformers. No external filter is required.

19.3.3.1 Clock Selection

The Ethernet Controller can be clocked from an on-chip crystal oscillator which can also be driven by an external oscillator. When using the on-chip crystal oscillator, a 25-MHz crystal should be connected between the XTALPPHY and XTALNPHY pins. Alternatively, an external 25-MHz clock input can be connected to the XTALPPHY pin. In this mode of operation, a crystal is not required and the XTALNPHY pin should be left unconnected. The Ethernet oscillator is powered down when

the EPHY0 bit in the **Run Mode Clock Gating Control Register 2 (RCGC2)** register is clear. After setting the EPHY0 bit, software must wait 3.5 ms before accessing any of the MII Management registers. See "Ethernet Controller" on page 1231 for more information regarding the specifications of the Ethernet Controller.

19.3.3.2 Auto-Negotiation

The Ethernet Controller supports the auto-negotiation functions of Clause 28 of the *IEEE 802.3* standard for 10/100 Mbps operation over copper wiring. This function is controlled via register settings. The auto-negotiation function is turned on by default, and the ANEGEN bit in the **Ethernet PHY Management Register 0 - Control (MR0)** is set after reset. Software can disable the auto-negotiation function by clearing the ANEGEN bit. The contents of the **Ethernet PHY Management Register - Auto-Negotiation Advertisement (MR4)** are reflected to the Ethernet Controller's link partner during auto-negotiation via fast-link pulse coding.

Once auto-negotiation is complete, the SPEED bit in the **Ethernet PHY Management Register 31** – **PHY Special Control/Status (MR31)** register reflects the actual speed. The AUTODONE bit in **MR31** is set to indicate that auto-negotiation is complete. Setting the RANEG bit in the **MR0** register also causes auto-negotiation to restart.

19.3.3.3 Polarity Correction

The Ethernet Controller is capable of automatic polarity reversal for 10BASE-T and auto-negotiation functions. The xpol bit in the **Ethernet PHY Management Register 27 –Special Control/Status** (MR27) register is set to indicate the polarity has automatically been reversed.

19.3.3.4 MDI/MDI-X Configuration

The Ethernet Controller supports the MDI/MDI-X configuration as defined in *IEEE 802.3-2002* specification through software assistance. The MDI/MDI-X configuration eliminates the need for cross-over cables when connecting to another device, such as a hub. Software can implement the MDI/MDI-X configuration using a function outlined by the pseudo code below. This code should be called periodically using one of the available timer resources on the Stellaris microcontroller such as the System Tick Timer or one of the General Purpose timers. The following code refers to the LINK bit in the Ethernet PHY Management Register 1 - Status (MR1), the ENON bit in the Ethernet PHY Management Register 17 - Mode Control/Status (MR17), and the EN bit of the Ethernet PHY MDIX (MDIX) register.

```
//
// Entry Point for MDI/MDI-X configuration.
//

//
// Increment the Link Active and Energy Detect Timers using the elapsed time
// since the last call to this function. If using a periodic timer, the
// elapsed time should be a constant (the programmed period of the timer).
//
Increment Link Active Timer
Increment Energy Detect Timer

//
if(No Ethernet Link Active)
{
    //
    // If energy has been detected on the link, reset the Energy Detect Timer.
```

```
// If it is a "new" energy detect, reset the link detect timer also.
    if(Ethernet Energy Detected)
    {
        Reset Energy Detect Timer
        if(New Energy Detect)
            Reset Link Detect Timer
    }
    // If the Energy or Link Detect timer has expired, toggle the MDI/MDI-X
    // mode. Typically, the Energy Detect Timer would be ~62ms, while the
    // Link Detect Timer would be ~2s
    if((Energy Detect Timer Expired) or
       (Link Detect Timer Expired))
        Reset Energy Detect Timer
        if(Random Event)
            Reset Link Detect Timer
            Toggle MDI/MDI-X Mode
    }
}
// Here, if an Ethernet Link has been detected, simply reset the timers
// for the next time around.
else
   Reset Link Detect Timer
    Reset Energy Detect Timer
```

19.3.3.5 Power Management

The PHY has two power-saving modes:

- Power-Down
- Energy Detect Power-Down

Power-down mode is activated by setting the PWRDN bit in the **MR0** register. When the PHY is in power-down mode, it consumes minimum power. When the PWRDN bit is cleared, the PHY powers up and is automatically reset.

The energy detect power-down mode is activated by setting the EDPD bit in the **MR17** register. In this mode of operation, when no energy is present on the line, the PHY is powered down, except

for the managmenet interface, the SQUELCH circuit and the ENERGYON logic. The ENERGYON logic is used to detect the presence of valid energy from 100BASE-T, 10BASE-T, or auto-negotiation signals. While the PHY is powered down, nothing is transmitted. When link pulses or packets are received, the PHY powers-up. The PHY automatically resets itself into the state it had prior to power down and sets the EONIS bit in the **MR29** register. The first and possibly the second packet to activate the ENERGYON mode may be lost.

19.3.4 Interrupts

The Ethernet Controller can generate an interrupt for one or more of the following conditions:

- A frame has been received into an empty RX FIFO
- A frame transmission error has occurred
- A frame has been transmitted successfully
- A frame has been received with inadequate room in the RX FIFO (overrun)
- A frame has been received with one or more error conditions (for example, FCS failed)
- An MII management transaction between the MAC and PHY layers has completed
- One or more of the following PHY layer conditions occurs:
 - Auto-Negotiate Complete
 - Remote Fault
 - Link Partner Acknowledge
 - Parallel Detect Fault
 - Page Received

Refer to Ethernet PHY Management Register 29 - Interrupt Source Flags (MR29) (see page 979) for additional details regarding PHY interrupts.

19.3.5 DMA Operation

The Ethernet peripheral provides request signals to the μ DMA controller and has a dedicated channel for transmit and one for receive. The request is a single type for both channels. Burst requests are not supported. The RX channel request is asserted when a packet is received while the TX channel request is asserted when the transmit FIFO becomes empty.

No special configuration is needed to enable the Ethernet peripheral for use with the µDMA controller.

Because the size of a received packet is not known until the header is examined, it is best to set up the initial μ DMA transfer to copy the first 4 words including the packet length plus the Ethernet header from the RX FIFO when the RX request occurs. The μ DMA causes an interrupt when this transfer is complete. Upon entering the interrupt handler, the packet length in the FIFO and the Ethernet header are in a buffer and can be examined. Once the packet length is known, then another μ DMA transfer can be set up to transfer the remaining received packet payload from the FIFO into a buffer. This transfer should be initiated by software. Another interrupt occurs when this transfer is done.

Even though the TX channel generates a TX empty request, the recommended way to handle μDMA transfers for transmitting packets is to set up the transfer from the buffer containing the packet to the transmit FIFO, and then to initiate the transfer with a software request. An interrupt occurs when this transfer is complete. For both channels, the "auto-request" transfer mode should be used. See "Micro Direct Memory Access (μDMA)" on page 363 for more details about programming the μDMA controller.

19.4 Initialization and Configuration

The following sections describe the hardware and software configuration required to set up the Ethernet Controller.

19.4.1 Hardware Configuration

Figure 19-4 on page 935 shows the proper method for interfacing the Ethernet Controller to a 10/100BASE-T Ethernet jack.

Stellaris Microcontroller PF2/LED1 10/100BASE-T Ethernet Jack PF3/LED0 MDIO R4 10pF 330 TXOP TXON RXIP RXIN 49.9 10pI 10 0.01UE J3011G21DNL

Figure 19-4. Interface to an Ethernet Jack

The following isolation transformers have been tested and are known to successfully interface to the Ethernet PHY layer.

- Isolation Transformers
 - TDK TLA-6T103
 - TDK TLA-6T118
 - Bel-Fuse S558-5999-46
 - Halo TG22-3506ND
 - Halo TG110-S050
 - PCA EPF8023G
 - Pulse PE-68515
 - Valor ST6118
 - YCL 20PMT04
- Isolation transformers with integrated RJ45 connector

- TDK TLA-6T704
- Delta RJS-1A08T089A
- Isolation transformers with integrated RJ45 connector, LEDs and termination resistors
 - Pulse J0011D21B/E
 - Pulse J3011G21DNL

19.4.2 Software Configuration

To use the Ethernet Controller, it must be enabled by setting the EPHYO and EMACO bits in the RCGC2 register (see page 283). In addition, the clock to the appropriate GPIO module must be enabled via the RCGC2 register in the System Control module. See page 283. To find out which GPIO port to enable, refer to Table 23-4 on page 1157. Configure the PMCn fields in the GPIOPCTL register to assign the Ethernet signals to the appropriate pins. See page 463 and Table 23-5 on page 1164.

The following steps can then be used to configure the Ethernet Controller for basic operation.

- 1. Program the **MACDIV** register to obtain a 2.5 MHz clock (or less) on the internal MII. Assuming a 20-MHz system clock, the **MACDIV** value should be 0x03 or greater.
- 2. Program the MACIA0 and MACIA1 register for address filtering.
- **3.** Program the **MACTCTL** register for Auto CRC generation, padding, and full-duplex operation using a value of 0x16.
- **4.** Program the **MACRCTL** register to flush the receive FIFO and reject frames with bad FCS using a value of 0x18.
- **5.** Enable both the Transmitter and Receive by setting the LSB in both the **MACTCTL** and **MACRCTL** registers.
- 6. To transmit a frame, write the frame into the TX FIFO using the **Ethernet MAC Data (MACDATA)** register. Then set the NEWTX bit in the **Ethernet Mac Transmission Request (MACTR)** register to initiate the transmit process. When the NEWTX bit has been cleared, the TX FIFO is available for the next transmit frame.
- 7. To receive a frame, wait for the NPR field in the Ethernet MAC Number of Packets (MACNP) register to be non-zero. Then begin reading the frame from the RX FIFO by using the MACDATA register. To ensure that the entire packet is received, either use the DriverLib EthernetPacketGet() API or compare the number of bytes received to the Length field from the frame to determine when the packet has been completely read.

19.5 Register Map

Table 19-4 on page 937 lists the Ethernet MAC and MII Management registers. The MAC register addresses given are relative to the Ethernet base address of 0x4004.8000. The MII Management registers are accessed using the **MACMCTL** register. Note that the Ethernet controller clocks must be enabled before the registers can be programmed (see page 283). There must be a delay of 3 system clocks after the Ethernet module clock is enabled before any Ethernet module registers are accessed. In addition, the Ethernet oscillator is powered down when the EPHY0 bit in the **Run Mode Clock Gating Control Register 2 (RCGC2)** register is clear. After setting the EPHY0 bit, software must wait 3.5 ms before accessing any of the MII Management registers.

The IEEE 802.3 standard specifies a register set for controlling and gathering status from the PHY layer. The registers are collectively known as the MII Management registers and are detailed in Section 22.2.4 of the IEEE 802.3 specification. Table 19-4 on page 937 also lists these MII Management registers. All addresses given are absolute and are written directly to the REGADR field of the Ethernet MAC Management Control (MACMCTL) register. The format of registers 0 to 15 are defined by the IEEE specification and are common to all PHY layer implementations. The only variance allowed is for features that may or may not be supported by a specific PHY implementation. Registers 16 to 31 are vendor-specific registers, used to support features that are specific to a vendor's PHY implementation.

Table 19-4. Ethernet Register Map

Offset	Name	Туре	Reset	Description	See page
Ethernet	MAC (Ethernet Offset)				
0x000	MACRIS/MACIACK	R/W1C	0x0000.0000	Ethernet MAC Raw Interrupt Status/Acknowledge	939
0x004	MACIM	R/W	0x0000.007F	Ethernet MAC Interrupt Mask	942
0x008	MACRCTL	R/W	0x0000.0008	Ethernet MAC Receive Control	944
0x00C	MACTCTL	R/W	0x0000.0000	Ethernet MAC Transmit Control	946
0x010	MACDATA	R/W	0x0000.0000	Ethernet MAC Data	948
0x014	MACIA0	R/W	0x0000.0000	Ethernet MAC Individual Address 0	950
0x018	MACIA1	R/W	0x0000.0000	Ethernet MAC Individual Address 1	951
0x01C	MACTHR	R/W	0x0000.003F	Ethernet MAC Threshold	952
0x020	MACMCTL	R/W	0x0000.0000	Ethernet MAC Management Control	954
0x024	MACMDV	R/W	0x0000.0080	Ethernet MAC Management Divider	956
0x02C	MACMTXD	R/W	0x0000.0000	Ethernet MAC Management Transmit Data	957
0x030	MACMRXD	R/W	0x0000.0000	Ethernet MAC Management Receive Data	958
0x034	MACNP	RO	0x0000.0000	Ethernet MAC Number of Packets	959
0x038	MACTR	R/W	0x0000.0000	Ethernet MAC Transmission Request	960
0x040	MACLED	R/W	0x0000.0100	Ethernet MAC LED Encoding	961
0x044	MDIX	R/W	0x0000.0000	Ethernet PHY MDIX	963
MII Mana	gement (Accessed throu	gh the MA	CMCTL register)		
-	MR0	R/W	0x1000	Ethernet PHY Management Register 0 – Control	964
-	MR1	RO	0x7809	Ethernet PHY Management Register 1 – Status	966
-	MR2	RO	0x0161	Ethernet PHY Management Register 2 – PHY Identifier 1	968
-	MR3	RO	0xB410	Ethernet PHY Management Register 3 – PHY Identifier 2	969
-	MR4	R/W	0x01E1	Ethernet PHY Management Register 4 – Auto-Negotiation Advertisement	970

Table 19-4. Ethernet Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
-	MR5	RO	0x0001	Ethernet PHY Management Register 5 – Auto-Negotiation Link Partner Base Page Ability	972
-	MR6	RO	0x0000	Ethernet PHY Management Register 6 – Auto-Negotiation Expansion	974
-	MR16	RO	0x0040	Ethernet PHY Management Register 16 – Vendor-Specific	975
-	MR17	R/W	0x0002	Ethernet PHY Management Register 17 – Mode Control/Status	976
-	MR27	RO	-	Ethernet PHY Management Register 27 – Special Control/Status	978
-	MR29	RO	0x0000	Ethernet PHY Management Register 29 – Interrupt Status	979
-	MR30	R/W	0x0000	Ethernet PHY Management Register 30 – Interrupt Mask	981
-	MR31	R/W	0x0040	Ethernet PHY Management Register 31 – PHY Special Control/Status	983

19.6 Ethernet MAC Register Descriptions

The remainder of this section lists and describes the Ethernet MAC registers, in numerical order by address offset. Also see "MII Management Register Descriptions" on page 963.


Register 1: Ethernet MAC Raw Interrupt Status/Acknowledge (MACRIS/MACIACK), offset 0x000

The MACRIS/MACIACK register is the interrupt status and acknowledge register. On a read, this register gives the current status value of the corresponding interrupt prior to masking. On a write, setting any bit clears the corresponding interrupt status bit.

Ethernet MAC Raw Interrupt Status/Acknowledge (MACRIS/MACIACK)

Base 0x4004.8000

Offset 0x000 Type R/W1C, reset 0x0000.0000



31:7	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

6 **PHYINT** RW1C 0 PHY Interrupt

Value Description

An enabled interrupt in the PHY layer has occurred. MR29 in the PHY must be read to determine the specific PHY event that triggered this interrupt.

0 No interrupt.

This bit is cleared by writing a 1 to it.

5 **MDINT** RW1C 0 MII Transaction Complete

Value Description

A transaction (read or write) on the MII interface has completed successfully.

0 No interrupt.

This bit is cleared by writing a 1 to it.

Bit/Field	Name	Туре	Reset	Description
4	RXER	RW1C	0	Receive Error
				Value Description
				An error was encountered on the receiver. The possible errors that can cause this interrupt bit to be set are:
				 A receive error occurs during the reception of a frame (100 Mbps only).
				The frame is not an integer number of bytes (dribble bits) due to an alignment error.
				■ The CRC of the frame does not pass the FCS check.
				The length/type field is inconsistent with the frame data size when interpreted as a length field.
				0 No interrupt.
				This bit is cleared by writing a 1 to it.
3	FOV	RW1C	0	FIFO Overrun
				Value Description
				1 An overrun was encountered on the receive FIFO.
				0 No interrupt.
				This bit is cleared by writing a 1 to it.
2	TXEMP	RW1C	0	Transmit FIFO Empty
				Value Description
				1 The packet was transmitted and that the TX FIFO is empty.
				0 No interrupt.
				This bit is cleared by writing a 1 to it.
1	TXER	RW1C	0	Transmit Error
				Value Description
				An error was encountered on the transmitter. The possible errors that can cause this interrupt bit to be set are:
				 The data length field stored in the TX FIFO exceeds 2032 decimal (buffer length - 16 bytes of header data). The frame is not sent when this error occurs.
				 The retransmission attempts during the backoff process have exceeded the maximum limit of 16 decimal.
				0 No interrupt.
				Writing a 1 to this bit clears it and resets the TX FIFO write pointer.

Bit/Field	Name	Туре	Reset	Description	
0	RXINT	RW1C	0	Packet Received	
				Value Description 1 At least one packet has been received and is stored in the receiver FIFO.	
				No interrupt.This bit is cleared by writing a 1 to it.	
				This bit is cleared by writing a 1 to it.	

March 19, 2011 941

Register 2: Ethernet MAC Interrupt Mask (MACIM), offset 0x004

This register allows software to enable/disable Ethernet MAC interrupts. Clearing a bit disables the interrupt, while setting the bit enables it.

Ethernet MAC Interrupt Mask (MACIM)


Name

Type

Reset

Bit/Field

Base 0x4004.8000 Offset 0x004 Type R/W, reset 0x0000.007F



Description

31:7	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	PHYINTM	R/W	1	Mask PHY Interrupt
				Value Description An interrupt is sent to the interrupt controller when the PHYINT
				bit in the MACRIS/MACIACK register is set. The PHYINT interrupt is suppressed and not sent to the interrupt
				controller.
5	MDINTM	R/W	1	Mask MII Transaction Complete
				Value Description
				An interrupt is sent to the interrupt controller when the MDINT bit in the MACRIS/MACIACK register is set.
				O The MDINT interrupt is suppressed and not sent to the interrupt controller.
4	RXERM	R/W	1	Mask Receive Error
				Value Description

Value Description

- 1 An interrupt is sent to the interrupt controller when the \mathtt{RXER} bit in the MACRIS/MACIACK register is set.
- 0 The RXER interrupt is suppressed and not sent to the interrupt controller.

Bit/Field	Name	Туре	Reset	Description
3	FOVM	R/W	1	Mask FIFO Overrun
				Value Description
				An interrupt is sent to the interrupt controller when the FOV bit in the MACRIS/MACIACK register is set.
				O The FOV interrupt is suppressed and not sent to the interrupt controller.
2	TXEMPM	R/W	1	Mask Transmit FIFO Empty
				Value Description
				An interrupt is sent to the interrupt controller when the TXEMP bit in the MACRIS/MACIACK register is set.
				O The TXEMP interrupt is suppressed and not sent to the interrupt controller.
1	TXERM	R/W	1	Mask Transmit Error
				Value Description
				An interrupt is sent to the interrupt controller when the TXER bit in the MACRIS/MACIACK register is set.
				O The TXER interrupt is suppressed and not sent to the interrupt controller.
0	RXINTM	R/W	1	Mask Packet Received
				Value Description
				An interrupt is sent to the interrupt controller when the RXINT bit in the MACRIS/MACIACK register is set.
				O The RXINT interrupt is suppressed and not sent to the interrupt controller.

Register 3: Ethernet MAC Receive Control (MACRCTL), offset 0x008


This register configures the receiver and controls the types of frames that are received.

It is important to note that when the receiver is enabled, all valid frames with a broadcast address of FF-FF-FF-FF-FF in the Destination Address field are received and stored in the RX FIFO, even if the AMUL bit is not set.

Ethernet MAC Receive Control (MACRCTL)

Base 0x4004.8000 Offset 0x008

Type R/W, reset 0x0000.0008



Bit/Field	Name	Туре	Reset	Description
31:5	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	RSTFIFO	R/W	0	Clear Receive FIFO
				Value Description
				 Clear the receive FIFO. The receive FIFO should be cleared when software initialization is performed.
				0 No effect.
				This bit is automatically cleared when read. The receiver should be disabled (RXEN = 0), before a reset is initiated (RSTFIFO = 1). This sequence flushes and resets the RX FIFO.
3	BADCRC	R/W	1	Enable Reject Bad CRC
				Value Description
				1 Enables the rejection of frames with an incorrectly calculated CRC. If a bad CRC is encountered, the RXER bit in the MACRIS register is set and the receiver FIFO is reset.
				O Disables the rejection of frames with an incorrectly calculated CRC.
2	PRMS	R/W	0	Enable Promiscuous Mode
				Value Description

.

- Enables Promiscuous mode, which accepts all valid frames, regardless of the specified Destination Address.
- 0 Disables Promiscuous mode, accepting only frames with the programmed Destination Address.

Bit/Field	Name	Туре	Reset	Description
1	AMUL	R/W	0	Enable Multicast Frames
				Value Description
				1 Enables the reception of multicast frames.
				O Disables the reception of multicast frames.
0	RXEN	R/W	0	Enable Receiver
				Value Description
				1 Enables the Ethernet receiver.
				0 Disables the receiver. All frames are ignored.

March 19, 2011 945


Register 4: Ethernet MAC Transmit Control (MACTCTL), offset 0x00C

This register configures the transmitter and controls the frames that are transmitted.

Ethernet MAC Transmit Control (MACTCTL)

Base 0x4004.8000 Offset 0x00C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:5	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	DUPLEX	R/W	0	Enable Duplex Mode
				Value Description
				 Enables Duplex mode, allowing simultaneous transmission and reception.
				0 Disables Duplex mode.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	CRC	R/W	0	Enable CRC Generation
				Value Description
				Enables the automatic generation of the CRC and its placement at the end of the packet.
				0 The frames placed in the TX FIFO are sent exactly as they are written into the FIFO.
				Note that this bit should generally be set.
1	PADEN	R/W	0	Enable Packet Padding
				Value Description
				Enables the automatic padding of packets that do not meet the minimum frame size.

0 Disables automatic padding.

Note that this bit should generally be set.

Bit/Field	Name	Туре	Reset	Description
0	TXEN	R/W	0	Enable Transmitter
				Value Description 1 Enables the transmitter. 0 Disables the transmitter.

Register 5: Ethernet MAC Data (MACDATA), offset 0x010

Important: This register is read-sensitive. See the register description for details.

This register enables software to access the TX and RX FIFOs.

Reads from this register return the data stored in the RX FIFO from the location indicated by the read pointer. The read pointer is then auto incremented to the next RX FIFO location. Reading from the RX FIFO when a frame has not been received or is in the process of being received returns indeterminate data and does not increment the read pointer.


Writes to this register store the data in the TX FIFO at the location indicated by the write pointer. The write pointer is then auto incremented to the next TX FIFO location. Writing more data into the TX FIFO than indicated in the length field results in the data being lost. Writing less data into the TX FIFO than indicated in the length field results in indeterminate data being appended to the end of the frame to achieve the indicated length. Attempting to write the next frame into the TX FIFO before transmission of the first has completed results in the data being lost.

Bytes may not be randomly accessed in either the RX or TX FIFOs. Data must be read from the RX FIFO sequentially and stored in a buffer for further processing. Once a read has been performed, the data in the FIFO cannot be re-read. Data must be written to the TX FIFO sequentially. If an error is made in placing the frame into the TX FIFO, the write pointer can be reset to the start of the TX FIFO by writing the TXER bit of the **MACIACK** register and then the data re-written.

Reads

Ethernet MAC Data (MACDATA)

Base 0x4004.8000 Offset 0x010 Type RO, reset 0x0000.0000




The RXDATA bits represent the next word of data stored in the RX FIFO.

Writes

Ethernet MAC Data (MACDATA)

Base 0x4004.8000 Offset 0x010 Type WO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:0	TXDATA	WO	0x0000.0000	Transmit FIFO Data

The $\ensuremath{\mathtt{TXDATA}}$ bits represent the next word of data to place in the TX FIFO for transmission.


Register 6: Ethernet MAC Individual Address 0 (MACIA0), offset 0x014

This register enables software to program the first four bytes of the hardware MAC address of the Network Interface Card (NIC). The last two bytes are in **MACIA1**. The 6-byte Individual Address is compared against the incoming Destination Address fields to determine whether the frame should be received.

Ethernet MAC Individual Address 0 (MACIA0)

Base 0x4004.8000

Offset 0x014
Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:24	MACOCT4	R/W	0x00	MAC Address Octet 4 The MACOCT4 bits represent the fourth octet of the MAC address used to uniquely identify the Ethernet Controller.
23:16	MACOCT3	R/W	0x00	MAC Address Octet 3 The MACOCT3 bits represent the third octet of the MAC address used to uniquely identify the Ethernet Controller.
15:8	MACOCT2	R/W	0x00	MAC Address Octet 2 The MACOCT2 bits represent the second octet of the MAC address used to uniquely identify the Ethernet Controller.
7:0	MACOCT1	R/W	0x00	MAC Address Octet 1

The ${\tt MACOCT1}$ bits represent the first octet of the MAC address used to uniquely identify the Ethernet Controller.


Register 7: Ethernet MAC Individual Address 1 (MACIA1), offset 0x018

This register enables software to program the last two bytes of the hardware MAC address of the Network Interface Card (NIC). The first four bytes are in MACIAO. The 6-byte IAR is compared against the incoming Destination Address fields to determine whether the frame should be received.

Ethernet MAC Individual Address 1 (MACIA1)

Base 0x4004.8000

Offset 0x018
Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:8	MACOCT6	R/W	0x00	MAC Address Octet 6 The MACOCT6 bits represent the sixth octet of the MAC address used to uniquely identify each Ethernet Controller.
7:0	MACOCT5	R/W	0x00	MAC Address Octet 5

The MACOCT5 bits represent the fifth octet of the MAC address used to uniquely identify the Ethernet Controller.

Register 8: Ethernet MAC Threshold (MACTHR), offset 0x01C

In order to increase the transmission rate, it is possible to program the Ethernet Controller to begin transmission of the next frame prior to the completion of the transmission of the current frame.

Caution – Extreme care must be used when implementing this function. Software must be able to guarantee that the complete frame is able to be stored in the transmission FIFO prior to the completion of the transmission frame.

This register enables software to set the threshold level at which the transmission of the frame begins. If the THRESH bits are set to 0x3F, which is the reset value, the early transmission feature is disabled, and transmission does not start until the NEWTX bit is set in the **MACTR** register.

Writing the THRESH field to any value besides 0x3F enables the early transmission feature. Once the byte count of data in the TX FIFO reaches the value derived from the THRESH bits as shown below, transmission of the frame begins. When the THRESH field is clear, transmission of the frame begins after 4 bytes (a single write) are stored in the TX FIFO. Each increment of the THRESH bit field waits for an additional 32 bytes of data (eight writes) to be stored in the TX FIFO. Therefore, a value of 0x01 causes the transmitter to wait for 36 bytes of data to be written while a value of 0x02 makes the wait equal to 68 bytes of written data. In general, early transmission starts when:

```
Number of Bytes \geq 4 ((THRESH x 8) + 1)
```


Reaching the threshold level has the same effect as setting the NEWTX bit in the **MACTR** register. Transmission of the frame begins, and then the number of bytes indicated by the Data Length field is transmitted. Because underrun checking is not performed, if any event, such as an interrupt, delays the filling of the FIFO, the tail pointer may reach and pass the write pointer in the TX FIFO. In this event, indeterminate values are transmitted rather than the end of the frame. Therefore, sufficient bus bandwidth for writing to the TX FIFO must be guaranteed by the software.

If a frame smaller than the threshold level must be sent, the NEWTX bit in the **MACTR** register must be set with an explicit write, which initiates the transmission of the frame even though the threshold limit has not been reached.

If the threshold level is set too small, it is possible for the transmitter to underrun. If this occurs, the transmit frame is aborted, and a transmit error occurs. Note that in this case, the TXER bit in the MACRIS is not set, meaning that the CPU receives no indication that a transmit error happened.

Ethernet MAC Threshold (MACTHR)

Base 0x4004.8000 Offset 0x01C



preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
5:0	THRESH	R/W	0x3F	Threshold Value The THRESH bits represent the early transmit threshold. Once the amount of data in the TX FIFO exceeds the value represented by the above equation, transmission of the packet begins.

Register 9: Ethernet MAC Management Control (MACMCTL), offset 0x020

This register enables software to control the transfer of data to and from the MII Management registers in the Ethernet PHY layer. The address, name, type, reset configuration, and functional description of each of these registers can be found in Table 19-4 on page 937 and in "MII Management Register Descriptions" on page 963.


In order to initiate a read transaction from the MII Management registers, the WRITE bit must be cleared during the same cycle that the START bit is set.

In order to initiate a write transaction to the MII Management registers, the WRITE bit must be set during the same cycle that the START bit is set.

Ethernet MAC Management Control (MACMCTL)

Base 0x4004.8000

Offset 0x020 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:3	REGADR	R/W	0x0	MII Register Address The REGADR bit field represents the MII Management register address for the next MII management interface transaction. Refer to Table 19-4 on page 937 for the PHY register offsets. Note that any address that is not valid in the register map should not be written to, and any data read should be ignored.
2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	WRITE	R/W	0	MII Register Transaction Type

Value Description

- The next operation of the next MII management interface is a write transaction.
- 0 The next operation of the next MII management interface is a read transaction.

Bit/Field	Name	Type	Reset	Description
0	START	R/W	0	MII Register Transaction Enable
				Value Description
				1 The MII register located at REGADR is read (WRITE=0) or written (WRITE=1).
				0 No effect.

Register 10: Ethernet MAC Management Divider (MACMDV), offset 0x024


This register enables software to set the clock divider for the Management Data Clock (MDC). This clock is used to synchronize read and write transactions between the system and the MII Management registers. The frequency of the MDC clock can be calculated from the following formula:

$$F_{mdc} = \frac{F_{ipclk}}{2 \times (MACMDV + 1)}$$

The clock divider must be written with a value that ensures that the MDC clock does not exceed a frequency of 2.5 MHz.

Ethernet MAC Management Divider (MACMDV)

Base 0x4004.8000 Offset 0x024 Type R/W, reset 0x0000.0080



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DIV	R/W	0x80	Clock Divider

The DIV bits are used to set the clock divider for the MDC clock used to transmit data between the MAC and PHY layers.


Register 11: Ethernet MAC Management Transmit Data (MACMTXD), offset 0x02C

This register holds the next value to be written to the MII Management registers.

Ethernet MAC Management Transmit Data (MACMTXD)

Base 0x4004.8000

Offset 0x02C Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	MDTX	R/W	0x0000	MII Register Transmit Data

The MDTX bits represent the data to be written in the next MII management transaction.


Register 12: Ethernet MAC Management Receive Data (MACMRXD), offset 0x030

This register holds the last value read from the MII Management registers.

Ethernet MAC Management Receive Data (MACMRXD)

Base 0x4004.8000

Offset 0x030 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	MDRX	R/W	0x0000	MII Register Receive Data

The MDRX bits represent the data that was read in the previous MII management transaction.


Register 13: Ethernet MAC Number of Packets (MACNP), offset 0x034

This register holds the number of frames that are currently in the RX FIFO. When NPR is 0, there are no frames in the RX FIFO, and the RXINT bit is clear. When NPR is any other value, at least one frame is in the RX FIFO, and the RXINT bit in the **MACRIS** register is set.

Note: The FCS bytes are not included in the NPR value. As a result, the NPR value could be zero before the FCS bytes are read from the FIFO. In addition, a new packet could be received before the NPR value reaches zero. To ensure that the entire packet is received, either use the DriverLib EthernetPacketGet() API or compare the number of bytes received to the Length field from the frame to determine when the packet has been completely read.

Ethernet MAC Number of Packets (MACNP)

Base 0x4004.8000 Offset 0x034 Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:0	NPR	RO	0x00	Number of Packets in Receive FIFO

The NPR bits represent the number of packets stored in the RX FIFO. While the NPR field is greater than 0, the RXINT interrupt in the **MACRIS** register is set.


Register 14: Ethernet MAC Transmission Request (MACTR), offset 0x038

This register enables software to initiate the transmission of the frame currently located in the TX FIFO. Once the frame has been transmitted from the TX FIFO or a transmission error has been encountered, the NEWTX bit is automatically cleared.

Ethernet MAC Transmission Request (MACTR)

Base 0x4004.8000

Offset 0x038
Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	NEWTX	R/W	0	New Transmission

Value Description

- Initiates an Ethernet transmission once the packet has been placed in the TX FIFO.
- 0 The transmission has completed.

If early transmission is being used (see the **MACTHR** register), this bit does not need to be set.

Register 15: Ethernet MAC LED Encoding (MACLED), offset 0x040

This register enables software to select the source that causes the LED1 and LED0 signal to toggle.

Ethernet MAC LED Encoding (MACLED)

Base 0x4004.8000 Offset 0x040


7:4

reserved

RO

0x0

Type R/W, reset 0x0000.0100



Bit/Field	Name	Type	Reset	Description
31:12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11:8	LED1	R/W	0x1	LED1 Source

The LED1 field selects the source that toggles the LED1 signal.

Value Description
0x0 Link OK

0x1 RX or TX Activity (Default LED1)

Note that when RX or TX activity stops, the LED output is

extended by 128 ms.

0x2-0x4 Reserved

0x5 100BASE-TX mode 0x6 10BASE-T mode 0x7 Full-Duplex

0x8 Link OK & Blink=RX or TX Activity

0x9-0xF Reserved

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be

preserved across a read-modify-write operation.

Bit/Field	Name	Type	Reset	Description
3:0	LED0	R/W	0x0	LED0 Source The ${\tt LED0}$ field selects the source that toggles the ${\tt LED0}$ signal.
				Value Description
				0x0 Link OK (Default LED0)
				0x1 RX or TX Activity
				Note that when RX or TX activity stops, the LED output is extended by 128 ms.
				0x2-0x4 Reserved
				0x5 100BASE-TX mode
				0x6 10BASE-T mode
				0x7 Full-Duplex
				0x8 Link OK & Blink=RX or TX Activity
				0x9-0xF Reserved


Register 16: Ethernet PHY MDIX (MDIX), offset 0x044

This register enables the transmit and receive lines to be reversed in order to implement the MDI/MDI-X functionality. Software can implement the MDI/MDI-X configuration by using any available timer resource such as SysTick (see "System Timer (SysTick)" on page 118 for more information) to implement this functionality. Once the Ethernet Controller has been configured and enabled, software should check to see if the LINK bit in the MR1 register has been set within approximately 1 s; if not, set the EN bit of the MDIX register to switch the reverse the transmit and receive lines to the PHY layer. Software should check the LINK bit again after approximately another 1 s and if no link has been established, the EN bit should be cleared. Software must continue to change the termination back and forth by setting and clearing the EN bit every 1 s until a link is established.



Base 0x4004.8000 Offset 0x044

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	EN	R/W	0	MDI/MDI-X Enable

Value Description

- 1 The transmit and receive signals are switched such that data is received on the transmit signals TXOP and TXON; data is transmitted on the receive signals RXIP and RXIN
- 0 No effect.

19.7 MII Management Register Descriptions

The *IEEE 802.3 standard* specifies a register set for controlling and gathering status from the PHY layer. The registers are collectively known as the MII Management registers. The **Ethernet MAC Management Control (MACMCTL)** register is used to access the MII Management registers, see page 954. All addresses given are absolute. Addresses not listed are reserved; these addresses should not be written to and any data read should be ignored. Also see "Ethernet MAC Register Descriptions" on page 938.

Register 17: Ethernet PHY Management Register 0 – Control (MR0), address 0x00

This register enables software to configure the operation of the PHY layer. The default settings of these registers are designed to initialize the Ethernet Controller to a normal operational mode without configuration.

Ethernet PHY Management Register 0 – Control (MR0)

Base 0x4004.8000 Address 0x00 Type R/W, reset 0x1000

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RESET	LOOPBK	SPEEDSL	ANEGEN	PWRDN	ISO	RANEG	DUPLEX	COLT	1			reserved			1
Type Reset	R/W 0	R/W 0	R/W 0	R/W 1	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ne	Тур	ре	Reset	Desc	cription							
	15		RES	ET	RΛ	W	0	Rese	et Regis	sters						
								Valu	e Des	cription						
								1					to their d		tate and	the
								0	No e	effect.						
									e the res		tion has o	complete	ed, this bit	is auto	matically	cleared
	14		LOOF	PBK	RΛ	W	0	Loop	back M	lode						
								Valu	e Des	cription						
								1	exte				of operation he data th			
								0	No e	effect.						
	13		SPEEI	DSL	R/\	VV	0	Spee	ed Sele	Ct						
								Valu	e Des	cription						
								1					of operation			X).
								0	Enal	oles the 1	0 Mbps	mode of	f operatio	n (10B <i>A</i>	ASE-T).	
	12		ANEG	SEN	R/\	W	1	Auto	-Negoti	ation Ena	able					
								Valu	e Des	cription						
								1	Enal	oles the a	uto-nego	otiation	process.			
								0	No e	effect.						

Bit/Field	Name	Туре	Reset	Description
11	PWRDN	R/W	0	Power Down
				Value Description
				The PHY layer is configured to be in a low-power consuming state. All data on the data inputs is ignored.
				0 No effect.
10	ISO	R/W	0	Isolate
				Value Description
				The transmit and receive data paths are isolated and all data being transmitted and received is ignored.
				0 No effect.
9	RANEG	R/W	0	Restart Auto-Negotiation
				Value Description
				1 Restarts the auto-negotiation process.
				0 No effect.
				Once the restart has initiated, this bit is automatically cleared by hardware.
8	DUPLEX	R/W	0	Set Duplex Mode
				Value Description
				1 Enables the Full-Duplex mode of operation. This bit can be set by software in a manual configuration process or by the auto-negotiation process.
				0 Enables the Half-Duplex mode of operation. Note that in 10BASE-T half-duplex mode, the transmitted data is looped back on the receive path.
7	COLT	R/W	0	Collision Test
				Value Description
				1 Enables the Collision Test mode of operation.
				0 No effect.
				The ${\tt COLT}$ bit is set after the initiation of a transmission and is cleared once the transmission is halted.
6:0	reserved	R/W	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. These bits should always be written as zero.

Register 18: Ethernet PHY Management Register 1 – Status (MR1), address 0x01

This register enables software to determine the capabilities of the PHY layer and perform its initialization and operation appropriately.

Ethernet PHY Management Register 1 – Status (MR1)

Base 0x4004.8000 Address 0x01 Type RO, reset 0x7809

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	100X_F	100X_H	10T_F	10T_H			reserved		1	ANEGC	RFAULT	ANEGA	LINK	JAB	EXTD
Type Reset	RO 0	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RC 0	RO 1	RO 0	RC 0	RO 1
В	Bit/Field		Nam	ne	Туј	ре	Reset	Des	cription							
	15	reserved RO			0	0	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
	14		100X	_F	R	0	1	100	BASE-T	X Full-D	uplex Mo	ode				
								Valu	ie Des	cription						
								1		Ethernet Duplex r		er is cap	able of s	supportin	g 100B <i>l</i>	ASE-TX
								0		Ethernet BASE-TX			•	of suppo	orting	
	13		100X	_H	R	0	1	100	BASE-T	X Half-D	uplex Mo	ode				
								Valu	ie Des	cription						
								1		Ethernet		er is cap	able of s	supportin	g 100B <i>A</i>	ASE-TX
								0		Ethernet BASE-TX				of suppo	orting	
	12		10T_	_F	R	0	1	10B	ASE-T	Full-Dupl	ex Mode					
								Valu	ıe Des	cription						
								1	The	Ethernet Duplex r		er is cap	able of s	supportin	g 10BAS	SE-T
								0	The	Ethernet Duplex r	Controll	er is not o	capable (of suppo	rting 10E	BASE-T
	11		10T_	_Н	R	0	1	10B	ASE-T	Half-Dup	lex Mode)				
								Valu	ıe Des	cription						
								1		Ethernet		er is cap	able of s	supportin	g 10BAS	SE-T
								0		Ethernet		er is not o	capable (of suppo	rting 10E	BASE-T


Bit/Field	Name	Туре	Reset	Description
10:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	ANEGC	RO	0	Auto-Negotiation Complete
				Value Description
				The auto-negotiation process has been completed and that the extended registers defined by the auto-negotiation protocol are valid.
				The auto-negotiation process is not complete.
4	RFAULT	RC	0	Remote Fault
				Value Description
				1 A remote fault condition has been detected.
				0 A remote fault condition has not been detected.
				This bit remains set until it is read, even if the condition no longer exists.
3	ANEGA	RO	1	Auto-Negotiation
				Value Description
				The Ethernet Controller has the ability to perform auto-negotiation.
				The Ethernet Controller does not have the ability to perform auto-negotiation.
2	LINK	RO	0	Link Made
				Value Description
				1 A valid link has been established by the Ethernet Controller.
				0 A valid link has not been established by the Ethernet Controller.
1	JAB	RC	0	Jabber Condition
				Value Description
				1 A jabber condition has been detected by the Ethernet Controller.
				O A jabber condition has not been detected by the Ethernet Controller.
				This bit remains set until it is read, even if the jabber condition no longer exists.
0	EXTD	RO	1	Extended Capabilities
				Value Description
				1 The Ethernet Controller provides an extended set of capabilities that can be accessed through the extended register set.
				The Ethernet Controller does not provide extended capabilities.

Register 19: Ethernet PHY Management Register 2 – PHY Identifier 1 (MR2), address 0x02

This register, along with **MR3**, provides a 32-bit value indicating the manufacturer, model, and revision information.

Ethernet PHY Management Register 2 – PHY Identifier 1 (MR2)

Base 0x4004.8000 Address 0x02 Type RO, reset 0x0161




This field, along with the OUI[5:0] field in **MR3**, makes up the Organizationally Unique Identifier indicating the PHY manufacturer.

Register 20: Ethernet PHY Management Register 3 – PHY Identifier 2 (MR3), address 0x03

This register, along with **MR2**, provides a 32-bit value indicating the manufacturer, model, and revision information.

Ethernet PHY Management Register 3 – PHY Identifier 2 (MR3)

Base 0x4004.8000 Address 0x03 Type RO, reset 0xB410



Bit/Field	Name	Туре	Reset	Description
15:10	OUI[5:0]	RO	0x2D	Organizationally Unique Identifier[5:0] This field, along with the OUI[21:6] field in MR2 , makes up the Organizationally Unique Identifier indicating the PHY manufacturer.
9:4	MN	RO	0x01	Model Number The \mathtt{MN} field represents the Model Number of the PHY.
3:0	RN	RO	0x0	Revision Number

The RN field represents the Revision Number of the PHY implementation.

Register 21: Ethernet PHY Management Register 4 – Auto-Negotiation Advertisement (MR4), address 0x04

This register provides the advertised abilities of the Ethernet Controller used during auto-negotiation. Bits 8:5 represent the Technology Ability Field bits. This field can be overwritten by software to auto-negotiate to an alternate common technology. Writing to this register has no effect until auto-negotiation is re-initiated by setting the RANEG bit in the **MR0** register.

Ethernet PHY Management Register 4 – Auto-Negotiation Advertisement (MR4)

Base 0x4004.8000 Address 0x04 Type R/W, reset 0x01E1

Type	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	NP	reserved	RF	12	rese			A3	A2	A1	A0	-		S	1	
Type Reset	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 1	R/W 1	R/W 1	R/W 1	RO 0	RO 0	RO 0	RO 0	RO 1
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	15		NF	•	R	0	0	Nex	t Page							
								Val	ue Desc	cription						
								1	prov	Ethernet ide more ibilities.						anges to
								0	The	Ethernet	Controlle	er is not o	capable o	of Next F	Page exc	hanges.
	14		reserv	ved	R	0	0	com	patibility	ould not with futo cross a r	ıre produ	ucts, the	value of	a reser		vide hould be
	13		RF	:	R/	W	0	Ren	note Fau	ılt						
								Val	ue Desc	cription						
								1		ates to the		artner th	at a Ren	note Fa	ult condi	tion has
								0	No F	Remote F	ault con	dition ha	s been e	encount	ered.	
	12:9		reserv	ved	R	0	0x0	com	patibility	ould not with futo cross a r	ure produ	ucts, the	value of	a reser		vide hould be
	8		A3		R/	W	1	Tecl	nnology	Ability Fi	eld [3]					
								Val	ue Desc	cription						
								1	signa is no	Ethernet aling prot t used, tl itiated wi	tocol. If s nis bit ca	oftware n be cle	wants to ared and	ensure d auto-n	that this	s mode
								0		Ethernet luplex siç			not supp	ort the	100Base	e-TX

Bit/Field	Name	Type	Reset	Description
7	A2	R/W	1	Technology Ability Field [2]
				 Value Description The Ethernet Controller supports the 100Base-TX half-duplex signaling protocol. If software wants to ensure that this mode is not used, this bit can be cleared and auto-negotiation re-initiated with the RANEG bit in the MR0 register. The Ethernet Controller does not support the 100Base-TX half-duplex signaling protocol.
6	A1	R/W	1	Technology Ability Field [1] Value Description 1 The Ethernet Controller supports the 10BASE-T full-duplex signaling protocol. If software wants to ensure that this mode
				is not used, this bit can be cleared and auto-negotiation re-initiated with the RANEG bit in the MR0 register. O The Ethernet Controller does not support the 10BASE-T full-duplex signaling protocol.
5	A0	R/W	1	Technology Ability Field [0] Value Description The Ethernet Controller supports the 10BASE-T half-duplex signaling protocol. If software wants to ensure that this mode is not used, this bit can be cleared and auto-negotiation re-initiated with the RANEG bit in the MR0 register. The Ethernet Controller does not support the 10BASE-T half-duplex signaling protocol.
4:0	S	RO	0x1	Selector Field This field encodes 32 possible messages for communicating between Ethernet Controllers. This field is hard-coded to 0x01, indicating that the Stellaris Ethernet Controller is <i>IEEE 802.3</i> compliant.


March 19, 2011 971

Register 22: Ethernet PHY Management Register 5 – Auto-Negotiation Link Partner Base Page Ability (MR5), address 0x05

This register provides the advertised abilities of the link partner's Ethernet Controller that are received and stored during auto-negotiation.

Ethernet PHY Management Register 5 - Auto-Negotiation Link Partner Base Page Ability (MR5)

Base 0x4004.8000 Address 0x05 Type RO, reset 0x0001




Bit/Field	Name	Туре	Reset	Description		
4:0	S	RO	0x01	Selector Field This field encodes possible messages for communicating bet Ethernet Controllers.		
				Value	Description	
				0x00	Reserved	
				0x01	IEEE Std 802.3	
				0x02	IEEE Std 802.9 ISLAN-16T	
				0x03	IEEE Std 802.5	
				0x04	IEEE Std 1394	
				0x05–0x1F	Reserved	

Register 23: Ethernet PHY Management Register 6 – Auto-Negotiation Expansion (MR6), address 0x06

This register enables software to determine the auto-negotiation and next page capabilities of the Ethernet Controller and the link partner after auto-negotiation.

Ethernet PHY Management Register 6 - Auto-Negotiation Expansion (MR6)

Base 0x4004.8000 Address 0x06 Type RO, reset 0x0000




Register 24: Ethernet PHY Management Register 16 – Vendor-Specific (MR16), address 0x10

This register contains a silicon revision identifier.

Ethernet PHY Management Register 16 – Vendor-Specific (MR16)

Base 0x4004.8000 Address 0x10 Type RO, reset 0x0040



Bit/Field	Name	Туре	Reset	Description
15:10	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9:6	SR	RO	0x1	Silicon Revision Identifier This field contains the four-bit identifier for the silicon revision.
5:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 25: Ethernet PHY Management Register 17 – Mode Control/Status (MR17), address 0x11

This register provides the means for controlling and observing various PHY layer modes.

Ethernet PHY Management Register 17 – Mode Control/Status (MR17)

Base 0x4004.8000 Address 0x11 Type R/W, reset 0x0002

10:9

	reserved	FASTRIP	EDPD	reserved	LSQE	res	erved	FASTEST			reserved			FGLS	ENON	reserved
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 1	R/W 0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Desc	cription							
	15		reser	ved	R/	W	0	com	ware shoupatibility werved acr	vith fut	ure prod	ucts, the	value o	f a reserv	•	
								lmp	ortant:		bit must ation.	always b	e written	with a 0	to ensur	e proper
	14		FAST	RIP	R/	W	0	10-B	ASE-T F	ast Mo	de Enab	le				
								Valu	ie Descri	ption						
								1	Enable	es PH	/T_10 te	st mode.	<u>.</u>			
								0	No eff	ect.						
	13		EDF	PD	R/	W	0	Enat	ole Energ	y Dete	ct Powe	r Down				
								Valu	ie Descri	ption						
								1	Enable	es the	Energy [Detect Po	ower Do	wn mode) .	
								0	No eff	ect.						
	12		reser	ved	R/	W	0	com	ware show patibility werved acr	vith fut	ure prod	ucts, the	value o	f a reserv		
								lmp	ortant:		bit must ation.	always b	e written	with a 0	to ensur	e proper
	11		LSC	QΕ	R/	W	0	Low	Squelch	Enable)					
								Valu	ie Descri	ption						

0

RO

reserved

levels.

No effect.

Enables a lower threshold meaning more sensitivity to the signal

Software should not rely on the value of a reserved bit. To provide

preserved across a read-modify-write operation.

compatibility with future products, the value of a reserved bit should be

Bit/Field	Name	Туре	Reset	Description
8	FASTEST	R/W	0	Auto-Negotiation Test Mode
				Value Description 1 Enables the Auto-Negotiation Test mode. 0 No effect.
7:3	reserved	R/W	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
				Important: This bit must always be written with a 0 to ensure proper operation.
2	FGLS	R/W	0	Force Good Link Status
				Value Description
				1 Forces the 100BASE-T link to be active.
				0 No effect.
				Note: This bit should only be set when testing.
1	ENON	RO	1	Energy On
				Value Description
				1 Energy is detected on the line.
				0 Valid energy has not been detected on the line within 256 ms.
				This bit is set by a hardware reset, but is unaffected by a software reset.
0	reserved	R/W	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
				Important: This bit must always be written with a 0 to ensure proper operation.


March 19, 2011 977

Register 26: Ethernet PHY Management Register 27 – Special Control/Status (MR27), address 0x1B

This register shows the status of the 10BASE-T polarity.

Ethernet PHY Management Register 27 – Special Control/Status (MR27)

Base 0x4004.8000 Address 0x1B Type RO, reset -



Bit/Field	Name	Туре	Reset	Description
15:5	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	XPOL	RO	0	Polarity State of 10 BASE-T
				Value Description
				1 The 10BASE-T is reversed polarity.
				0 The 10BASE-T is normal polarity.
3:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 27: Ethernet PHY Management Register 29 – Interrupt Status (MR29), address 0x1D

This register contains information about the source of PHY layer interrupts. Reading this register clears any bits that are set. The PHYINT bit is set in the **MACRIS/MACIACK** register whenever any of the bits in this register are set.

Ethernet PHY Management Register 29 – Interrupt Status (MR29)

Base 0x4004.8000 Address 0x1D Type RO, reset 0x0000

71 -	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Γ	1	1		rese	rved		1 1		EONIS	ANCOMPIS	RFLTIS	LDIS	LPACKIS	PDFIS	PRXIS	reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0							
Bi	t/Field		Nam	ne	Тур	ре	Reset	Description								
	15:8		reser	ved	R	0	0x00	Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved b preserved across a read-modify-write operation.						•		
	7		EON	IIS	R	0	0	ENE	ERGYO	N Interrup	ot					
								Valı	ue Des	cription						
								1		nterrupt h e MR17 r		genera	ted due t	o the EN	ON bit be	eing set
								0	No i	nterrupt.						
								This	bit is cl	eared by	reading	the valu	ıe.			
	6		ANCO	MPIS	R)	0	Auto	o-Negoti	iation Cor	mplete Ir	nterrupt				
								Vali	ue Des	cription						
								1	·				mpletion	of auto		
								0	No i	nterrupt.						
								This	bit is cl	eared by	reading	the valu	ıe.			
	5		RFL1	ΓIS	R	0	0	Ren	note Fai	ult Interru	pt					
								Valı	ue Des	cription						
								1		nterrupt h		genera	ted due t	o the de	tection o	fa
								0	No i	nterrupt.						
								This	bit is cl	eared by	reading	the valu	ıe.			
	4		LDI	S	R	Э	0	Link	Down I	nterrupt						
								Valı	ue Des	cription						
								1	An ii is cl	nterrupt h ear.	as been	genera	ted becau	use the I	LINK bit	in MR1
								0	No i	nterrupt.						
								This	bit is cl	eared by	reading	the valu	ıe.			

Bit/Field	Name	Туре	Reset	Description
3	LPACKIS	RO	0	Auto-Negotiation LP Acknowledge
				Value Description
				An interrupt has been generated due to the reception of an acknowledge message from the link partner during auto-negotiation.
				0 No interrupt.
				This bit is cleared by reading the value.
2	PDFIS	RO	0	Parallel Detection Fault
				Value Description
				An interrupt has been generated due to the detection of a parallel detection fault during auto negotiation.
				0 No interrupt.
				This bit is cleared by reading the value.
1	PRXIS	RO	0	Auto Negotiation Page Received
				Value Description
				An interrupt has been generated due to the reception of an auto negotiation page from the link partner.
				0 No interrupt.
				This bit is cleared by reading the value.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 28: Ethernet PHY Management Register 30 – Interrupt Mask (MR30), address 0x1E

This register enables interrupts to be generated by the various sources of PHY layer interrupts.


Ethernet PHY Management Register 30 – Interrupt Mask (MR30)

LDIM

R/W

0

Base 0x4004.8000 Address 0x1E Type R/W, reset 0x0000



Value Description

Link Down Interrupt Enabled

- An interrupt is sent to the interrupt controller when the LDIS bit in the **MR29** register is set.
- 0 The LDIS interrupt is suppressed and not sent to the interrupt controller.


Bit/Field	Name	Туре	Reset	Description
3	LPACKIM	R/W	0	Auto-Negotiation LP Acknowledge Enabled
				Value Description
				An interrupt is sent to the interrupt controller when the LPACKIS bit in the MR29 register is set.
				O The LPACKIS interrupt is suppressed and not sent to the interrupt controller.
2	PDFIM	R/W	0	Parallel Detection Fault Enabled
				Value Description
				An interrupt is sent to the interrupt controller when the PDFIS bit in the MR29 register is set.
				O The PDFIS interrupt is suppressed and not sent to the interrupt controller.
1	PRXIM	R/W	0	Auto Negotiation Page Received Enabled
				Value Description
				An interrupt is sent to the interrupt controller when the PRXIS bit in the MR29 register is set.
				O The PRXIS interrupt is suppressed and not sent to the interrupt controller.
0	reserved	R/W	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 29: Ethernet PHY Management Register 31 – PHY Special Control/Status (MR31), address 0x1F

This register provides special control and status for the PHY layer.

Ethernet PHY Management Register 31 – PHY Special Control/Status (MR31)

Base 0x4004.8000 Address 0x1F Type R/W, reset 0x0040



20 Universal Serial Bus (USB) Controller


The Stellaris® USB controller operates as a full-speed or low-speed function controller during point-to-point communications with USB Host, Device, or OTG functions. The controller complies with the USB 2.0 standard, which includes SUSPEND and RESUME signaling. 32 endpoints including two hard-wired for control transfers (one endpoint for IN and one endpoint for OUT) plus 30 endpoints defined by firmware along with a dynamic sizable FIFO support multiple packet queueing. µDMA access to the FIFO allows minimal interference from system software. Software-controlled connect and disconnect allows flexibility during USB device start-up. The controller complies with OTG standard's session request protocol (SRP) and host negotiation protocol (HNP).

The Stellaris USB module has the following features:

- Complies with USB-IF certification standards
- USB 2.0 full-speed (12 Mbps) and low-speed (1.5 Mbps) operation with integrated PHY
- 4 transfer types: Control, Interrupt, Bulk, and Isochronous
- 32 endpoints
 - 1 dedicated control IN endpoint and 1 dedicated control OUT endpoint
 - 15 configurable IN endpoints and 15 configurable OUT endpoints
- 4 KB dedicated endpoint memory: one endpoint may be defined for double-buffered 1023-byte isochronous packet size
- VBUS droop and valid ID detection and interrupt
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
 - Separate channels for transmit and receive for up to three IN endpoints and three OUT endpoints
 - Channel requests asserted when FIFO contains required amount of data

20.1 Block Diagram

Figure 20-1. USB Module Block Diagram



20.2 Signal Description

Table 20-1 on page 985 and Table 20-2 on page 986 list the external signals of the USB controller and describe the function of each. Some USB controller signals are alternate functions for some GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for these USB signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 445) should be set to choose the USB function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 463) to assign the USB signal to the specified GPIO port pin. The USBOVBUS and USBOID signals are configured by clearing the appropriate DEN bit in the **GPIO Digital Enable (GPIODEN)** register. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 421. The remaining signals (with the word "fixed" in the Pin Mux/Pin Assignment column) have a fixed pin assignment and function.

Note: When used in OTG mode, USB0VBUS and USB0ID do not require any configuration as they are dedicated pins for the USB controller and directly connect to the USB connector's VBUS and ID signals. If the USB controller is used as either a dedicated Host or Device, the DEVMODOTG and DEVMOD bits in the USB General-Purpose Control and Status (USBGPCS) register can be used to connect the USB0VBUS and USB0ID inputs to fixed levels internally, freeing the PB0 and PB1 pins for GPIO use. For proper self-powered Device operation, the VBUS value must still be monitored to assure that if the Host removes VBUS, the self-powered Device disables the D+/D- pull-up resistors. This function can be accomplished by connecting a standard GPIO to VBUS.

Table 20-1. Signals for USB (100LQFP)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
USB0DM	70	fixed	I/O		Bidirectional differential data pin (D- per USB specification) for USB0.

Table 20-1. Signals for USB (100LQFP) (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
USB0DP	71	fixed	I/O	Analog	Bidirectional differential data pin (D+ per USB specification) for USB0.
USB0EPEN	19 24 34 72 83	PG0 (7) PC5 (6) PA6 (8) PB2 (8) PH3 (4)	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.
USBOID	66	PB0	I	Analog	This signal senses the state of the USB ID signal. The USB PHY enables an integrated pull-up, and an external element (USB connector) indicates the initial state of the USB controller (pulled down is the A side of the cable and pulled up is the B side).
USB0PFLT	22 23 35 65 74 76 87	PC7 (6) PC6 (7) PA7 (8) PB3 (8) PE0 (9) PH4 (4) PJ1 (9)	ı	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.
USB0RBIAS	73	fixed	0	Analog	9.1-k Ω resistor (1% precision) used internally for USB analog circuitry.
USB0VBUS	67	PB1	I/O	Analog	This signal is used during the session request protocol. This signal allows the USB PHY to both sense the voltage level of VBUS, and pull up VBUS momentarily during VBUS pulsing.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 20-2. Signals for USB (108BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
USB0DM	C11	fixed	I/O	Analog	Bidirectional differential data pin (D- per USB specification) for USB0.
USB0DP	C12	fixed	I/O	Analog	Bidirectional differential data pin (D+ per USB specification) for USB0.
USB0EPEN	K1 M1 L6 A11 D10	PG0 (7) PC5 (6) PA6 (8) PB2 (8) PH3 (4)	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.
USBOID	E12	PB0	I	Analog	This signal senses the state of the USB ID signal. The USB PHY enables an integrated pull-up, and an external element (USB connector) indicates the initial state of the USB controller (pulled down is the A side of the cable and pulled up is the B side).
USB0PFLT	L2 M2 M6 E11 B11 B10 B6	PC7 (6) PC6 (7) PA7 (8) PB3 (8) PE0 (9) PH4 (4) PJ1 (9)	ı	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.

momentarily during VBUS pulsing.

Pin Name	Pin Number	Pin Mux / Pin Assignment	•	Buffer Type ^a	Description
USB0RBIAS	B12	fixed	0	Analog	9.1-k Ω resistor (1% precision) used internally for USB analog circuitry.
USB0VBUS	D12	PB1	I/O		This signal is used during the session request protocol. This signal allows the USB PHY to both sense the voltage level of VBUS, and pull up VBUS

Table 20-2. Signals for USB (108BGA) (continued)

20.3 Functional Description

Note: A 9.1-k Ω resistor should be connected between the USBORBIAS and ground. The 9.1-k Ω resistor should have a 1% tolerance and should be located in close proximity to the USBORBIAS pin. Power dissipation in the resistor is low, so a chip resistor of any geometry may be used.

The Stellaris USB controller provides full OTG negotiation by supporting both the session request protocol (SRP) and the host negotiation protocol (HNP). The session request protocol allows devices on the B side of a cable to request the A side device turn on VBUS. The host negotiation protocol is used after the initial session request protocol has powered the bus and provides a method to determine which end of the cable will act as the Host controller. When the device is connected to non-OTG peripherals or devices, the controller can detect which cable end was used and provides a register to indicate if the controller should act as the Host or the Device controller. This indication and the mode of operation are handled automatically by the USB controller. This auto-detection allows the system to use a single A/B connector instead of having both A and B connectors in the system and supports full OTG negotiations with other OTG devices.

In addition, the USB controller provides support for connecting to non-OTG peripherals or Host controllers. The USB controller can be configured to act as either a dedicated Host or Device, in which case, the USB0VBUS and USB0ID signals can be used as GPIOs. However, when the USB controller is acting as a self-powered Device, a GPIO input or analog comparator input must be connected to VBUS and configured to generate an interrupt when the VBUS level drops. This interrupt is used to disable the pullup resistor on the USB0DP signal.

Note: When USB is used in the system, the minimum system frequency is 20 MHz.

20.3.1 Operation as a Device

This section describes the Stellaris USB controller's actions when it is being used as a USB Device. Before the USB controller's operating mode is changed from Device to Host or Host to Device, software must reset the USB controller by setting the USB0 bit in the **Software Reset Control 2** (SRCR2) register (see page 297). IN endpoints, OUT endpoints, entry into and exit from SUSPEND mode, and recognition of Start of Frame (SOF) are all described.

When in Device mode, IN transactions are controlled by an endpoint's transmit interface and use the transmit endpoint registers for the given endpoint. OUT transactions are handled with an endpoint's receive interface and use the receive endpoint registers for the given endpoint.

When configuring the size of the FIFOs for endpoints, take into account the maximum packet size for an endpoint.

■ **Bulk**. Bulk endpoints should be the size of the maximum packet (up to 64 bytes) or twice the maximum packet size if double buffering is used (described further in the following section).

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

- Interrupt. Interrupt endpoints should be the size of the maximum packet (up to 64 bytes) or twice the maximum packet size if double buffering is used.
- **Isochronous**. Isochronous endpoints are more flexible and can be up to 1023 bytes.
- **Control.** It is also possible to specify a separate control endpoint for a USB Device. However, in most cases the USB Device should use the dedicated control endpoint on the USB controller's endpoint 0.

20.3.1.1 Endpoints

When operating as a Device, the USB controller provides two dedicated control endpoints (IN and OUT) and 30 configurable endpoints (15 IN and 15 OUT) that can be used for communications with a Host controller. The endpoint number and direction associated with an endpoint is directly related to its register designation. For example, when the Host is transmitting to endpoint 1, all configuration and data is in the endpoint 1 transmit register interface.

Endpoint 0 is a dedicated control endpoint used for all control transactions to endpoint 0 during enumeration or when any other control requests are made to endpoint 0. Endpoint 0 uses the first 64 bytes of the USB controller's FIFO RAM as a shared memory for both IN and OUT transactions.

The remaining 30 endpoints can be configured as control, bulk, interrupt, or isochronous endpoints. They should be treated as 15 configurable IN and 15 configurable OUT endpoints. The endpoint pairs are not required to have the same type for their IN and OUT endpoint configuration. For example, the OUT portion of an endpoint pair could be a bulk endpoint, while the IN portion of that endpoint pair could be an interrupt endpoint. The address and size of the FIFOs attached to each endpoint can be modified to fit the application's needs.

20.3.1.2 IN Transactions as a Device

When operating as a USB Device, data for IN transactions is handled through the FIFOs attached to the transmit endpoints. The sizes of the FIFOs for the 15 configurable IN endpoints are determined by the **USB Transmit FIFO Start Address (USBTXFIFOADD)** register. The maximum size of a data packet that may be placed in a transmit endpoint's FIFO for transmission is programmable and is determined by the value written to the **USB Maximum Transmit Data Endpoint n (USBTXMAXPn)** register for that endpoint. The endpoint's FIFO can also be configured to use double-packet or single-packet buffering. When double-packet buffering is enabled, two data packets can be buffered in the FIFO, which also requires that the FIFO is at least two packets in size. When double-packet buffering is disabled, only one packet can be buffered, even if the packet size is less than half the FIFO size.

Note: The maximum packet size set for any endpoint must not exceed the FIFO size. The **USBTXMAXPn** register should not be written to while data is in the FIFO as unexpected results may occur.

Single-Packet Buffering

If the size of the transmit endpoint's FIFO is less than twice the maximum packet size for this endpoint (as set in the USB Transmit Dynamic FIFO Sizing (USBTXFIFOSZ) register), only one packet can be buffered in the FIFO and single-packet buffering is required. When each packet is completely loaded into the transmit FIFO, the TXRDY bit in the USB Transmit Control and Status Endpoint n Low (USBTXCSRLn) register must be set. If the AUTOSET bit in the USB Transmit Control and Status Endpoint n High (USBTXCSRHn) register is set, the TXRDY bit is automatically set when a maximum-sized packet is loaded into the FIFO. For packet sizes less than the maximum, the TXRDY bit must be set manually. When the TXRDY bit is set, either manually or automatically, the packet is ready to be sent. When the packet has been successfully sent, both TXRDY and FIFONE

are cleared, and the appropriate transmit endpoint interrupt signaled. At this point, the next packet can be loaded into the FIFO.

Double-Packet Buffering

If the size of the transmit endpoint's FIFO is at least twice the maximum packet size for this endpoint, two packets can be buffered in the FIFO and double-packet buffering is allowed. As each packet is loaded into the transmit FIFO, the TXRDY bit in the **USBTXCSRLn** register must be set. If the AUTOSET bit in the **USBTXCSRHn** register is set, the TXRDY bit is automatically set when a maximum-sized packet is loaded into the FIFO. For packet sizes less than the maximum, TXRDY must be set manually. When the TXRDY bit is set, either manually or automatically, the packet is ready to be sent. After the first packet is loaded, TXRDY is immediately cleared and an interrupt is generated. A second packet can now be loaded into the transmit FIFO and TXRDY set again (either manually or automatically if the packet is the maximum size). At this point, both packets are ready to be sent. After each packet has been successfully sent, TXRDY is automatically cleared and the appropriate transmit endpoint interrupt signaled to indicate that another packet can now be loaded into the transmit FIFO. The state of the FIFONE bit in the **USBTXCSRLn** register at this point indicates how many packets may be loaded. If the FIFONE bit is set, then another packet is in the FIFO and only one more packet can be loaded. If the FIFONE bit is clear, then no packets are in the FIFO and two more packets can be loaded.

Note: Double-packet buffering is disabled if an endpoint's corresponding EPn bit is set in the USB Transmit Double Packet Buffer Disable (USBTXDPKTBUFDIS) register. This bit is set by default, so it must be cleared to enable double-packet buffering.

20.3.1.3 OUT Transactions as a Device

When in Device mode, OUT transactions are handled through the USB controller receive FIFOs. The sizes of the receive FIFOs for the 15 configurable OUT endpoints are determined by the **USB Receive FIFO Start Address (USBRXFIFOADD)** register. The maximum amount of data received by an endpoint in any packet is determined by the value written to the **USB Maximum Receive Data Endpoint n (USBRXMAXPn)** register for that endpoint. When double-packet buffering is enabled, two data packets can be buffered in the FIFO. When double-packet buffering is disabled, only one packet can be buffered even if the packet is less than half the FIFO size.

Note: In all cases, the maximum packet size must not exceed the FIFO size.

Single-Packet Buffering

If the size of the receive endpoint FIFO is less than twice the maximum packet size for an endpoint, only one data packet can be buffered in the FIFO and single-packet buffering is required. When a packet is received and placed in the receive FIFO, the RXRDY and FULL bits in the **USB Receive Control and Status Endpoint n Low (USBRXCSRLn)** register are set and the appropriate receive endpoint is signaled, indicating that a packet can now be unloaded from the FIFO. After the packet has been unloaded, the RXRDY bit must be cleared in order to allow further packets to be received. This action also generates the acknowledge signaling to the Host controller. If the AUTOCL bit in the **USB Receive Control and Status Endpoint n High (USBRXCSRHn)** register is set and a maximum-sized packet is unloaded from the FIFO, the RXRDY and FULL bits are cleared automatically. For packet sizes less than the maximum, RXRDY must be cleared manually.

Double-Packet Buffering

If the size of the receive endpoint FIFO is at least twice the maximum packet size for the endpoint, two data packets can be buffered and double-packet buffering can be used. When the first packet is received and loaded into the receive FIFO, the RXRDY bit in the **USBRXCSRLn** register is set

and the appropriate receive endpoint interrupt is signaled to indicate that a packet can now be unloaded from the FIFO.

Note: The FULL bit in **USBRXCSRLn** is not set when the first packet is received. It is only set if a second packet is received and loaded into the receive FIFO.

After each packet has been unloaded, the RXRDY bit must be cleared to allow further packets to be received. If the AUTOCL bit in the **USBRXCSRHn** register is set and a maximum-sized packet is unloaded from the FIFO, the RXRDY bit is cleared automatically. For packet sizes less than the maximum, RXRDY must be cleared manually. If the FULL bit is set when RXRDY is cleared, the USB controller first clears the FULL bit, then sets RXRDY again to indicate that there is another packet waiting in the FIFO to be unloaded.

Note: Double-packet buffering is disabled if an endpoint's corresponding EPn bit is set in the **USB Receive Double Packet Buffer Disable (USBRXDPKTBUFDIS)** register. This bit is set by default, so it must be cleared to enable double-packet buffering.

20.3.1.4 Scheduling

The Device has no control over the scheduling of transactions as scheduling is determined by the Host controller. The Stellaris USB controller can set up a transaction at any time. The USB controller waits for the request from the Host controller and generates an interrupt when the transaction is complete or if it was terminated due to some error. If the Host controller makes a request and the Device controller is not ready, the USB controller sends a busy response (NAK) to all requests until it is ready.

20.3.1.5 Additional Actions

The USB controller responds automatically to certain conditions on the USB bus or actions by the Host controller such as when the USB controller automatically stalls a control transfer or unexpected zero length OUT data packets.

Stalled Control Transfer

The USB controller automatically issues a STALL handshake to a control transfer under the following conditions:

- 1. The Host sends more data during an OUT data phase of a control transfer than was specified in the Device request during the SETUP phase. This condition is detected by the USB controller when the Host sends an OUT token (instead of an IN token) after the last OUT packet has been unloaded and the DATAEND bit in the USB Control and Status Endpoint 0 Low (USBCSRL0) register has been set.
- 2. The Host requests more data during an IN data phase of a control transfer than was specified in the Device request during the SETUP phase. This condition is detected by the USB controller when the Host sends an IN token (instead of an OUT token) after the CPU has cleared TXRDY and set DATAEND in response to the ACK issued by the Host to what should have been the last packet.
- 3. The Host sends more than **USBRXMAXPn** bytes of data with an OUT data token.
- 4. The Host sends more than a zero length data packet for the OUT STATUS phase.

Zero Length OUT Data Packets

A zero-length OUT data packet is used to indicate the end of a control transfer. In normal operation, such packets should only be received after the entire length of the Device request has been transferred.

However, if the Host sends a zero-length OUT data packet before the entire length of Device request has been transferred, it is signaling the premature end of the transfer. In this case, the USB controller automatically flushes any IN token ready for the data phase from the FIFO and sets the DATAEND bit in the **USBCSRL0** register.

Setting the Device Address

When a Host is attempting to enumerate the USB Device, it requests that the Device change its address from zero to some other value. The address is changed by writing the value that the Host requested to the **USB Device Functional Address (USBFADDR)** register. However, care should be taken when writing to **USBFADDR** to avoid changing the address before the transaction is complete. This register should only be set after the SET_ADDRESS command is complete. Like all control transactions, the transaction is only complete after the Device has left the STATUS phase. In the case of a SET_ADDRESS command, the transaction is completed by responding to the IN request from the Host with a zero-byte packet. Once the Device has responded to the IN request, the **USBFADDR** register should be programmed to the new value as soon as possible to avoid missing any new commands sent to the new address.

Note: If the **USBFADDR** register is set to the new value as soon as the Device receives the OUT transaction with the SET_ADDRESS command in the packet, it changes the address during the control transfer. In this case, the Device does not receive the IN request that allows the USB transaction to exit the STATUS phase of the control transfer because it is sent to the old address. As a result, the Host does not get a response to the IN request, and the Host fails to enumerate the Device.

20.3.1.6 Device Mode SUSPEND

When no activity has occurred on the USB bus for 3 ms, the USB controller automatically enters SUSPEND mode. If the SUSPEND interrupt has been enabled in the **USB Interrupt Enable (USBIE)** register, an interrupt is generated at this time. When in SUSPEND mode, the PHY also goes into SUSPEND mode. When RESUME signaling is detected, the USB controller exits SUSPEND mode and takes the PHY out of SUSPEND. If the RESUME interrupt is enabled, an interrupt is generated. The USB controller can also be forced to exit SUSPEND mode by setting the RESUME bit in the **USB Power (USBPOWER)** register. When this bit is set, the USB controller exits SUSPEND mode and drives RESUME signaling onto the bus. The RESUME bit must be cleared after 10 ms (a maximum of 15 ms) to end RESUME signaling.

To meet USB power requirements, the controller can be put into Deep Sleep mode which keeps the controller in a static state. The USB controller is not able to Hibernate because all the internal states are lost as a result.

20.3.1.7 Start-of-Frame

When the USB controller is operating in Device mode, it receives a Start-Of-Frame (SOF) packet from the Host once every millisecond. When the SOF packet is received, the 11-bit frame number contained in the packet is written into the **USB Frame Value (USBFRAME)** register, and an SOF interrupt is also signaled and can be handled by the application. Once the USB controller has started to receive SOF packets, it expects one every millisecond. If no SOF packet is received after 1.00358 ms, the packet is assumed to have been lost, and the **USBFRAME** register is not updated. The

USB controller continues and resynchronizes these pulses to the received SOF packets when these packets are successfully received again.

20.3.1.8 USB RESET

When the USB controller is in Device mode and a RESET condition is detected on the USB bus, the USB controller automatically performs the following actions:

- Clears the USBFADDR register.
- Clears the USB Endpoint Index (USBEPIDX) register.
- Flushes all endpoint FIFOs.
- Clears all control/status registers.
- Enables all endpoint interrupts.
- Generates a RESET interrupt.

When the application software driving the USB controller receives a RESET interrupt, any open pipes are closed and the USB controller waits for bus enumeration to begin.

20.3.1.9 Connect/Disconnect

The USB controller connection to the USB bus is handled by software. The USB PHY can be switched between normal mode and non-driving mode by setting or clearing the SOFTCONN bit of the USBPOWER register. When the SOFTCONN bit is set, the PHY is placed in its normal mode, and the USBODP/USBODM lines of the USB bus are enabled. At the same time, the USB controller is placed into a state, in which it does not respond to any USB signaling except a USB RESET.

When the SOFTCONN bit is cleared, the PHY is put into non-driving mode, USBODP and USBODM are tristated, and the USB controller appears to other devices on the USB bus as if it has been disconnected. The non-driving mode is the default so the USB controller appears disconnected until the SOFTCONN bit has been set. The application software can then choose when to set the PHY into its normal mode. Systems with a lengthy initialization procedure may use this to ensure that initialization is complete, and the system is ready to perform enumeration before connecting to the USB bus. Once the SOFTCONN bit has been set, the USB controller can be disconnected by clearing this bit.

Note: The USB controller does not generate an interrupt when the Device is connected to the Host. However, an interrupt is generated when the Host terminates a session.

20.3.2 Operation as a Host

When the Stellaris USB controller is operating in Host mode, it can either be used for point-to-point communications with another USB device or, when attached to a hub, for communication with multiple devices. Before the USB controller's operating mode is changed from Host to Device or Device to Host, software must reset the USB controller by setting the USB0 bit in the **Software Reset Control 2 (SRCR2)** register (see page 297). Full-speed and low-speed USB devices are supported, both for point-to-point communication and for operation through a hub. The USB controller automatically carries out the necessary transaction translation needed to allow a low-speed or full-speed device to be used with a USB 2.0 hub. Control, bulk, isochronous, and interrupt transactions are supported. This section describes the USB controller's actions when it is being used as a USB Host. Configuration of IN endpoints, OUT endpoints, entry into and exit from SUSPEND mode, and RESET are all described.

When in Host mode, IN transactions are controlled by an endpoint's receive interface. All IN transactions use the receive endpoint registers and all OUT endpoints use the transmit endpoint registers for a given endpoint. As in Device mode, the FIFOs for endpoints should take into account the maximum packet size for an endpoint.

- **Bulk.** Bulk endpoints should be the size of the maximum packet (up to 64 bytes) or twice the maximum packet size if double buffering is used (described further in the following section).
- Interrupt. Interrupt endpoints should be the size of the maximum packet (up to 64 bytes) or twice the maximum packet size if double buffering is used.
- Isochronous. Isochronous endpoints are more flexible and can be up to 1023 bytes.
- **Control.** It is also possible to specify a separate control endpoint to communicate with a Device. However, in most cases the USB controller should use the dedicated control endpoint to communicate with a Device's endpoint 0.

20.3.2.1 Endpoints

The endpoint registers are used to control the USB endpoint interfaces which communicate with Device(s) that are connected. The endpoints consist of a dedicated control IN endpoint, a dedicated control OUT endpoint, 15 configurable OUT endpoints, and 15 configurable IN endpoints.

The dedicated control interface can only be used for control transactions to endpoint 0 of Devices. These control transactions are used during enumeration or other control functions that communicate using endpoint 0 of Devices. This control endpoint shares the first 64 bytes of the USB controller's FIFO RAM for IN and OUT transactions. The remaining IN and OUT interfaces can be configured to communicate with control, bulk, interrupt, or isochronous Device endpoints.

These USB interfaces can be used to simultaneously schedule as many as 15 independent OUT and 15 independent IN transactions to any endpoints on any Device. The IN and OUT controls are paired in three sets of registers. However, they can be configured to communicate with different types of endpoints and different endpoints on Devices. For example, the first pair of endpoint controls can be split so that the OUT portion is communicating with a Device's bulk OUT endpoint 1, while the IN portion is communicating with a Device's interrupt IN endpoint 2.

Before accessing any Device, whether for point-to-point communications or for communications via a hub, the relevant **USB Receive Functional Address Endpoint n (USBRXFUNCADDRn)** or **USB Transmit Functional Address Endpoint n (USBTXFUNCADDRn)** registers must be set for each receive or transmit endpoint to record the address of the Device being accessed.

The USB controller also supports connections to Devices through a USB hub by providing a register that specifies the hub address and port of each USB transfer. The FIFO address and size are customizable and can be specified for each USB IN and OUT transfer. Customization includes allowing one FIFO per transaction, sharing a FIFO across transactions, and allowing for double-buffered FIFOs.

20.3.2.2 IN Transactions as a Host

IN transactions are handled in a similar manner to the way in which OUT transactions are handled when the USB controller is in Device mode except that the transaction first must be initiated by setting the REQPKT bit in the USBCSRL0 register, indicating to the transaction scheduler that there is an active transaction on this endpoint. The transaction scheduler then sends an IN token to the target Device. When the packet is received and placed in the receive FIFO, the RXRDY bit in the USBCSRL0 register is set, and the appropriate receive endpoint interrupt is signaled to indicate that a packet can now be unloaded from the FIFO.

When the packet has been unloaded, RXRDY must be cleared. The AUTOCL bit in the USBRXCSRHn register can be used to have RXRDY automatically cleared when a maximum-sized packet has been unloaded from the FIFO. The AUTORQ bit in USBRXCSRHn causes the REQPKT bit to be automatically set when the RXRDY bit is cleared. The AUTOCL and AUTORQ bits can be used with µDMA accesses to perform complete bulk transfers without main processor intervention. When the RXRDY bit is cleared, the controller sends an acknowledge to the Device. When there is a known number of packets to be transferred, the USB Request Packet Count in Block Transfer Endpoint n (USBRQPKTCOUNTn) register associated with the endpoint should be configured to the number of packets to be transferred. The USB controller decrements the value in the USBRQPKTCOUNTn register following each request. When the USBRQPKTCOUNTn value decrements to 0, the AUTORQ bit is cleared to prevent any further transactions being attempted. For cases where the size of the transfer is unknown, USBRQPKTCOUNTn should be cleared. AUTORQ then remains set until cleared by the reception of a short packet (that is, less than the MAXLOAD value in the USBRXMAXPn register) such as may occur at the end of a bulk transfer.

If the Device responds to a bulk or interrupt IN token with a NAK, the USB Host controller keeps retrying the transaction until any NAK Limit that has been set has been reached. If the target Device responds with a STALL, however, the USB Host controller does not retry the transaction but sets the STALLED bit in the **USBCSRL0** register. If the target Device does not respond to the IN token within the required time, or the packet contained a CRC or bit-stuff error, the USB Host controller retries the transaction. If after three attempts the target Device has still not responded, the USB Host controller clears the REQPKT bit and sets the ERROR bit in the **USBCSRL0** register.

20.3.2.3 OUT Transactions as a Host

OUT transactions are handled in a similar manner to the way in which IN transactions are handled when the USB controller is in Device mode. The TXRDY bit in the USBTXCSRLn register must be set as each packet is loaded into the transmit FIFO. Again, setting the AUTOSET bit in the USBTXCSRHn register automatically sets TXRDY when a maximum-sized packet has been loaded into the FIFO. Furthermore, AUTOSET can be used with the µDMA controller to perform complete bulk transfers without software intervention.

If the target Device responds to the OUT token with a NAK, the USB Host controller keeps retrying the transaction until the NAK Limit that has been set has been reached. However, if the target Device responds with a STALL, the USB controller does not retry the transaction but interrupts the main processor by setting the STALLED bit in the USBTXCSRLn register. If the target Device does not respond to the OUT token within the required time, or the packet contained a CRC or bit-stuff error, the USB Host controller retries the transaction. If after three attempts the target Device has still not responded, the USB controller flushes the FIFO and sets the ERROR bit in the USBTXCSRLn register.

20.3.2.4 Transaction Scheduling

Scheduling of transactions is handled automatically by the USB Host controller. The Host controller allows configuration of the endpoint communication scheduling based on the type of endpoint transaction. Interrupt transactions can be scheduled to occur in the range of every frame to every 255 frames in 1 frame increments. Bulk endpoints do not allow scheduling parameters, but do allow for a NAK timeout in the event an endpoint on a Device is not responding. Isochronous endpoints can be scheduled from every frame to every 2¹⁶ frames, in powers of 2.

The USB controller maintains a frame counter. If the target Device is a full-speed device, the USB controller automatically sends an SOF packet at the start of each frame and increments the frame counter. If the target Device is a low-speed device, a *K* state is transmitted on the bus to act as a *keep-alive* to stop the low-speed device from going into SUSPEND mode.

After the SOF packet has been transmitted, the USB Host controller cycles through all the configured endpoints looking for active transactions. An active transaction is defined as a receive endpoint for which the REQPKT bit is set or a transmit endpoint for which the TXRDY bit and/or the FIFONE bit is set.

An isochronous or interrupt transaction is started if the transaction is found on the first scheduler cycle of a frame and if the interval counter for that endpoint has counted down to zero. As a result, only one interrupt or isochronous transaction occurs per endpoint every n frames, where n is the interval set via the USB Host Transmit Interval Endpoint n (USBTXINTERVALn) or USB Host Receive Interval Endpoint n (USBRXINTERVALn) register for that endpoint.

An active bulk transaction starts immediately, provided sufficient time is left in the frame to complete the transaction before the next SOF packet is due. If the transaction must be retried (for example, because a NAK was received or the target Device did not respond), then the transaction is not retried until the transaction scheduler has first checked all the other endpoints for active transactions. This process ensures that an endpoint that is sending a lot of NAKs does not block other transactions on the bus. The controller also allows the user to specify a limit to the length of time for NAKs to be received from a target Device before the endpoint times out.

20.3.2.5 USB Hubs

The following setup requirements apply to the USB Host controller only if it is used with a USB hub. When a full- or low-speed Device is connected to the USB controller via a USB 2.0 hub, details of the hub address and the hub port also must be recorded in the corresponding USB Receive Hub Address Endpoint n (USBRXHUBADDRn) and USB Receive Hub Port Endpoint n (USBRXHUBPORTn) or the USB Transmit Hub Address Endpoint n (USBTXHUBADDRn) and USB Transmit Hub Port Endpoint n (USBTXHUBPORTn) registers. In addition, the speed at which the Device operates (full or low) must be recorded in the USB Type Endpoint 0 (USBTYPE0) (endpoint 0), USB Host Configure Transmit Type Endpoint n (USBTXTYPEn), or USB Host Configure Receive Type Endpoint n (USBRXTYPEn) registers for each endpoint that is accessed by the Device.

For hub communications, the settings in these registers record the current allocation of the endpoints to the attached USB Devices. To maximize the number of Devices supported, the USB Host controller allows this allocation to be changed dynamically by simply updating the address and speed information recorded in these registers. Any changes in the allocation of endpoints to Device functions must be made following the completion of any on-going transactions on the endpoints affected.

20.3.2.6 Babble

The USB Host controller does not start a transaction until the bus has been inactive for at least the minimum inter-packet delay. The controller also does not start a transaction unless it can be finished before the end of the frame. If the bus is still active at the end of a frame, then the USB Host controller assumes that the target Device to which it is connected has malfunctioned, and the USB controller suspends all transactions and generates a babble interrupt.

20.3.2.7 Host SUSPEND

If the SUSPEND bit in the **USBPOWER** register is set, the USB Host controller completes the current transaction then stops the transaction scheduler and frame counter. No further transactions are started and no SOF packets are generated.

To exit SUSPEND mode, set the RESUME bit and clear the SUSPEND bit. While the RESUME bit is set, the USB Host controller generates RESUME signaling on the bus. After 20 ms, the RESUME bit must be cleared, at which point the frame counter and transaction scheduler start. The Host supports the detection of a remote wake-up.

20.3.2.8 USB RESET

If the RESET bit in the **USBPOWER** register is set, the USB Host controller generates USB RESET signaling on the bus. The RESET bit must be set for at least 20 ms to ensure correct resetting of the target Device. After the CPU has cleared the bit, the USB Host controller starts its frame counter and transaction scheduler.

20.3.2.9 Connect/Disconnect

A session is started by setting the SESSION bit in the **USB Device Control (USBDEVCTL)** register, enabling the USB controller to wait for a Device to be connected. When a Device is detected, a connect interrupt is generated. The speed of the Device that has been connected can be determined by reading the **USBDEVCTL** register where the FSDEV bit is set for a full-speed Device, and the LSDEV bit is set for a low-speed Device. The USB controller must generate a RESET to the Device, and then the USB Host controller can begin Device enumeration. If the Device is disconnected while a session is in progress, a disconnect interrupt is generated.

20.3.3 OTG Mode

To conserve power, the USB On-The-Go (OTG) supplement allows VBUS to only be powered up when required and to be turned off when the bus is not in use. VBUS is always supplied by the A device on the bus. The USB OTG controller determines whether it is the A device or the B device by sampling the ID input from the PHY. This signal is pulled Low when an A-type plug is sensed (signifying that the USB OTG controller should act as the A device) but taken High when a B-type plug is sensed (signifying that the USB controller is a B device). Note that when switching between OTG A and OTG B, the USB controller retains all register contents.

20.3.3.1 Starting a Session

When the USB OTG controller is ready to start a session, the SESSION bit must be set in the USBDEVCTL register. The USB OTG controller then enables ID pin sensing. The ID input is either taken Low if an A-type connection is detected or High if a B-type connection is detected. The DEV bit in the USBDEVCTL register is also set to indicate whether the USB OTG controller has adopted the role of the A device or the B device. The USB OTG controller also provides an interrupt to indicate that ID pin sensing has completed and the mode value in the USBDEVCTL register is valid. This interrupt is enabled in the USBIDVIM register, and the status is checked in the USBIDVISC register. As soon as the USB controller has detected that it is on the A side of the cable, it must enable VBUS power within 100ms or the USB controller reverts to Device mode.

If the USB OTG controller is the A device, then the USB OTG controller enters Host mode (the A device is always the default Host), turns on VBUS, and waits for VBUS to go above the VBUS Valid threshold, as indicated by the VBUS bit in the **USBDEVCTL** register going to 0x3. The USB OTG controller then waits for a peripheral to be connected. When a peripheral is detected, a Connect interrupt is signaled and either the FSDEV or LSDEV bit in the **USBDEVCTL** register is set, depending whether a full-speed or a low-speed peripheral is detected. The USB controller then issues a RESET to the connected Device. The SESSION bit in the **USBDEVCTL** register can be cleared to end a session. The USB OTG controller also automatically ends the session if babble is detected or if VBUS drops below session valid.

Note: The USB OTG controller may not remain in Host mode when connected to high-current devices. Some devices draw enough current to momentarily drop VBUS below the VBUS-valid level causing the controller to drop out of Host mode. The only way to get back into Host mode is to allow VBUS to go below the Session End level. In this situation, the device is causing VBUS to drop repeatedly and pull VBUS back low the next time VBUS is enabled.

In addition, the USB OTG controller may not remain in Host mode when a device is told that it can start using it's active configuration. At this point the device starts drawing more current and can also drop VBUS below VBUS valid.

If the USB OTG controller is the B device, then the USB OTG controller requests a session using the session request protocol defined in the USB On-The-Go supplement, that is, it first discharges VBUS. Then when VBUS has gone below the Session End threshold (VBUS bit in the **USBDEVCTL** register goes to 0x0) and the line state has been a single-ended zero for > 2 ms, the USB OTG controller pulses the data line, then pulses VBUS. At the end of the session, the SESSION bit is cleared either by the USB OTG controller or by the application software. The USB OTG controller then causes the PHY to switch out the pull-up resistor on D+, signaling the A device to end the session.

20.3.3.2 Detecting Activity

When the other device of the OTG setup wishes to start a session, it either raises VBUS above the Session Valid threshold if it is the A device, or if it is the B device, it pulses the data line then pulses VBUS. Depending on which of these actions happens, the USB controller can determine whether it is the A device or the B device in the current setup and act accordingly. If VBUS is raised above the Session Valid threshold, then the USB controller is the B device. The USB controller sets the SESSION bit in the USBDEVCTL register. When RESET signaling is detected on the bus, a RESET interrupt is signaled, which is interpreted as the start of a session.

The USB controller is in Device mode as the B device is the default mode. At the end of the session, the A device turns off the power to VBUS. When VBUS drops below the Session Valid threshold, the USB controller detects this drop and clears the SESSION bit to indicate that the session has ended, causing a disconnect interrupt to be signaled. If data line and VBUS pulsing is detected, then the USB controller is the A device. The controller generates a SESSION REQUEST interrupt to indicate that the B device is requesting a session. The SESSION bit in the USBDEVCTL register must be set to start a session.

20.3.3.3 Host Negotiation

When the USB controller is the A device, ID is Low, and the controller automatically enters Host mode when a session starts. When the USB controller is the B device, ID is High, and the controller automatically enters Device mode when a session starts. However, software can request that the USB controller become the Host by setting the HOSTREQ bit in the USBDEVCTL register. This bit can be set either at the same time as requesting a Session Start by setting the SESSION bit in the USBDEVCTL register or at any time after a session has started. When the USB controller next enters SUSPEND mode and if the HOSTREQ bit remains set, the controller enters Host mode and begins host negotiation (as specified in the USB On-The-Go supplement) by causing the PHY to disconnect the pull-up resistor on the D+ line, causing the A device to switch to Device mode and connect its own pull-up resistor. When the USB controller detects this, a Connect interrupt is generated and the RESET bit in the USBPOWER register is set to begin resetting the A device. The USB controller begins this reset sequence automatically to ensure that RESET is started as required within 1 ms of the A device connecting its pull-up resistor. The main processor should wait at least 20 ms, then clear the RESET bit and enumerate the A device.

When the USB OTG controller B device has finished using the bus, the USB controller goes into SUSPEND mode by setting the SUSPEND bit in the **USBPOWER** register. The A device detects this and either terminates the session or reverts to Host mode. If the A device is USB OTG controller, it generates a Disconnect interrupt.

20.3.4 DMA Operation

The USB peripheral provides an interface connected to the μ DMA controller with separate channels for 3 transmit endpoints and 3 receive endpoints. Software selects which endpoints to service with the μ DMA channels using the **USB DMA Select (USBDMASEL)** register. The μ DMA operation of the USB is enabled through the **USBTXCSRHn** and **USBRXCSRHn** registers, for the TX and RX channels respectively. When μ DMA operation is enabled, the USB asserts a μ DMA request on the enabled receive or transmit channel when the associated FIFO can transfer data. When either FIFO can transfer data, the burst request for that channel is asserted. The μ DMA channel must be configured to operate in Basic mode, and the size of the μ DMA transfer must be restricted to whole multiples of the size of the USB FIFO. Both read and write transfers of the USB FIFOs using μ DMA must be configured in this manner. For example, if the USB endpoint is configured with a FIFO size of 64 bytes, the μ DMA channel can be used to transfer 64 bytes to or from the endpoint FIFO. If the number of bytes to transfer is less than 64, then a programmed I/O method must be used to copy the data to or from the FIFO.

If the DMAMOD bit in the **USBTXCSRHn/USBRXCSRHn** register is clear, an interrupt is generated after every packet is transferred, but the μDMA continues transferring data. If the DMAMOD bit is set, an interrupt is generated only when the entire μDMA transfer is complete. The interrupt occurs on the USB interrupt vector. Therefore, if interrupts are used for USB operation and the μDMA is enabled, the USB interrupt handler must be designed to handle the μDMA completion interrupt.

Care must be taken when using the µDMA to unload the receive FIFO as data is read from the receive FIFO in 4 byte chunks regardless of value of the MAXLOAD field in the **USBRXCSRHn** register. The RXRDY bit is cleared as follows.

Table 20-3. Remainder (MAXLOAD/4)

Value	Description
0	MAXLOAD = 64 bytes
1	MAXLOAD = 61 bytes
2	MAXLOAD = 62 bytes
3	MAXLOAD = 63 bytes

Table 20-4. Actual Bytes Read

Value	Description
0	MAXLOAD
1	MAXLOAD+3
2	MAXLOAD+2
3	MAXLOAD+1

Table 20-5. Packet Sizes That Clear RXRDY

Value	Description
0	MAXLOAD, MAXLOAD-1, MAXLOAD-2, MAXLOAD-3
1	MAXLOAD
2	MAXLOAD, MAXLOAD-1
3	MAXLOAD, MAXLOAD-1, MAXLOAD-2

To enable DMA operation for the endpoint receive channel, the DMAEN bit of the **USBRXCSRHn** register should be set. To enable DMA operation for the endpoint transmit channel, the DMAEN bit of the **USBTXCSRHn** register must be set.

See "Micro Direct Memory Access (μ DMA)" on page 363 for more details about programming the μ DMA controller.

20.4 Initialization and Configuration

To use the USB Controller, the peripheral clock must be enabled via the **RCGC2** register (see page 283). In addition, the clock to the appropriate GPIO module must be enabled via the **RCGC2** register in the System Control module (see page 283). To find out which GPIO port to enable, refer to Table 23-4 on page 1157. Configure the PMCn fields in the **GPIOPCTL** register to assign the USB signals to the appropriate pins (see page 463 and Table 23-5 on page 1164).

The initial configuration in all cases requires that the processor enable the USB controller and USB controller's physical layer interface (PHY) before setting any registers. The next step is to enable the USB PLL so that the correct clocking is provided to the PHY. To ensure that voltage is not supplied to the bus incorrectly, the external power control signal, USB0EPEN, should be negated on start up by configuring the USB0EPEN and USB0PFLT pins to be controlled by the USB controller and not exhibit their default GPIO behavior.

Note: When used in OTG mode, USB0VBUS and USB0ID do not require any configuration as they are dedicated pins for the USB controller and directly connect to the USB connector's VBUS and ID signals. If the USB controller is used as either a dedicated Host or Device, the DEVMODOTG and DEVMOD bits in the USB General-Purpose Control and Status (USBGPCS) register can be used to connect the USB0VBUS and USB0ID inputs to fixed levels internally, freeing the PB0 and PB1 pins for GPIO use. For proper self-powered Device operation, the VBUS value must still be monitored to assure that if the Host removes VBUS, the self-powered Device disables the D+/D- pull-up resistors. This function can be accomplished by connecting a standard GPIO to VBUS.

20.4.1 Pin Configuration

When using the Device controller portion of the USB controller in a system that also provides Host functionality, the power to VBUS must be disabled to allow the external Host controller to supply power. Usually, the USB0EPEN signal is used to control the external regulator and should be negated to avoid having two devices driving the USB0VBUS power pin on the USB connector.

When the USB controller is acting as a Host, it is in control of two signals that are attached to an external voltage supply that provides power to VBUS. The Host controller uses the USB0EPEN signal to enable or disable power to the USB0VBUS pin on the USB connector. An input pin, USB0PFLT, provides feedback when there has been a power fault on VBUS. The USB0PFLT signal can be configured to either automatically negate the USB0EPEN signal to disable power, and/or it can generate an interrupt to the interrupt controller to allow software to handle the power fault condition. The polarity and actions related to both USB0EPEN and USB0PFLT are fully configurable in the USB controller. The controller also provides interrupts on Device insertion and removal to allow the Host controller code to respond to these external events.

20.4.2 Endpoint Configuration

To start communication in Host or Device mode, the endpoint registers must first be configured. In Host mode, this configuration establishes a connection between an endpoint register and an endpoint on a Device. In Device mode, an endpoint must be configured before enumerating to the Host controller.

In both cases, the endpoint 0 configuration is limited because it is a fixed-function, fixed-FIFO-size endpoint. In Device and Host modes, the endpoint requires little setup but does require a software-based state machine to progress through the setup, data, and status phases of a standard control transaction. In Device mode, the configuration of the remaining endpoints is done once before enumerating and then only changed if an alternate configuration is selected by the Host controller. In Host mode, the endpoints must be configured to operate as control, bulk, interrupt or isochronous mode. Once the type of endpoint is configured, a FIFO area must be assigned to each endpoint. In the case of bulk, control and interrupt endpoints, each has a maximum of 64 bytes per transaction. Isochronous endpoints can have packets with up to 1023 bytes per packet. In either mode, the maximum packet size for the given endpoint must be set prior to sending or receiving data.

Configuring each endpoint's FIFO involves reserving a portion of the overall USB FIFO RAM to each endpoint. The total FIFO RAM available is 4 Kbytes with the first 64 bytes reserved for endpoint 0. The endpoint's FIFO must be at least as large as the maximum packet size. The FIFO can also be configured as a double-buffered FIFO so that interrupts occur at the end of each packet and allow filling the other half of the FIFO.

If operating as a Device, the USB Device controller's soft connect must be enabled when the Device is ready to start communications, indicating to the Host controller that the Device is ready to start the enumeration process. If operating as a Host controller, the Device soft connect must be disabled and power must be provided to VBUS via the USB0EPEN signal.

20.5 Register Map

Table 20-6 on page 1000 lists the registers. All addresses given are relative to the USB base address of 0x4005.0000. Note that the USB controller clock must be enabled before the registers can be programmed (see page 283). There must be a delay of 3 system clocks after the USB module clock is enabled before any USB module registers are accessed.

Table 20-6. Universal Serial Bus (USB) Controller Register Map

Offset	Name	Type	Reset	Description	See page
0x000	USBFADDR	R/W	0x00	USB Device Functional Address	1012
0x001	USBPOWER	R/W	0x20	USB Power	1013
0x002	USBTXIS	RO	0x0000	USB Transmit Interrupt Status	1016
0x004	USBRXIS	RO	0x0000	USB Receive Interrupt Status	1018
0x006	USBTXIE	R/W	0xFFFF	USB Transmit Interrupt Enable	1020
0x008	USBRXIE	R/W	0xFFFE	USB Receive Interrupt Enable	1022
0x00A	USBIS	RO	0x00	USB General Interrupt Status	1024
0x00B	USBIE	R/W	0x06	USB Interrupt Enable	1027
0x00C	USBFRAME	RO	0x0000	USB Frame Value	1030
0x00E	USBEPIDX	R/W	0x00	USB Endpoint Index	1031
0x00F	USBTEST	R/W	0x00	USB Test Mode	1032
0x020	USBFIFO0	R/W	0x0000.0000	USB FIFO Endpoint 0	1034
0x024	USBFIFO1	R/W	0x0000.0000	USB FIFO Endpoint 1	1034

Table 20-6. Universal Serial Bus (USB) Controller Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x028	USBFIFO2	R/W	0x0000.0000	USB FIFO Endpoint 2	1034
0x02C	USBFIFO3	R/W	0x0000.0000	USB FIFO Endpoint 3	1034
0x030	USBFIFO4	R/W	0x0000.0000	USB FIFO Endpoint 4	1034
0x034	USBFIFO5	R/W	0x0000.0000	USB FIFO Endpoint 5	1034
0x038	USBFIFO6	R/W	0x0000.0000	USB FIFO Endpoint 6	1034
0x03C	USBFIFO7	R/W	0x0000.0000	USB FIFO Endpoint 7	1034
0x040	USBFIFO8	R/W	0x0000.0000	USB FIFO Endpoint 8	1034
0x044	USBFIFO9	R/W	0x0000.0000	USB FIFO Endpoint 9	1034
0x048	USBFIFO10	R/W	0x0000.0000	USB FIFO Endpoint 10	1034
0x04C	USBFIFO11	R/W	0x0000.0000	USB FIFO Endpoint 11	1034
0x050	USBFIFO12	R/W	0x0000.0000	USB FIFO Endpoint 12	1034
0x054	USBFIFO13	R/W	0x0000.0000	USB FIFO Endpoint 13	1034
0x058	USBFIFO14	R/W	0x0000.0000	USB FIFO Endpoint 14	1034
0x05C	USBFIFO15	R/W	0x0000.0000	USB FIFO Endpoint 15	1034
0x060	USBDEVCTL	R/W	0x80	USB Device Control	1036
0x062	USBTXFIFOSZ	R/W	0x00	USB Transmit Dynamic FIFO Sizing	1038
0x063	USBRXFIFOSZ	R/W	0x00	USB Receive Dynamic FIFO Sizing	1038
0x064	USBTXFIFOADD	R/W	0x0000	USB Transmit FIFO Start Address	1039
0x066	USBRXFIFOADD	R/W	0x0000	USB Receive FIFO Start Address	1039
0x07A	USBCONTIM	R/W	0x5C	USB Connect Timing	1040
0x07B	USBVPLEN	R/W	0x3C	USB OTG VBUS Pulse Timing	1041
0x07D	USBFSEOF	R/W	0x77	USB Full-Speed Last Transaction to End of Frame Timing	1042
0x07E	USBLSEOF	R/W	0x72	USB Low-Speed Last Transaction to End of Frame Timing	1043
0x080	USBTXFUNCADDR0	R/W	0x00	USB Transmit Functional Address Endpoint 0	1044
0x082	USBTXHUBADDR0	R/W	0x00	USB Transmit Hub Address Endpoint 0	1046
0x083	USBTXHUBPORT0	R/W	0x00	USB Transmit Hub Port Endpoint 0	1048
0x088	USBTXFUNCADDR1	R/W	0x00	USB Transmit Functional Address Endpoint 1	1044
0x08A	USBTXHUBADDR1	R/W	0x00	USB Transmit Hub Address Endpoint 1	1046
0x08B	USBTXHUBPORT1	R/W	0x00	USB Transmit Hub Port Endpoint 1	1048
0x08C	USBRXFUNCADDR1	R/W	0x00	USB Receive Functional Address Endpoint 1	1050
0x08E	USBRXHUBADDR1	R/W	0x00	USB Receive Hub Address Endpoint 1	1052

Table 20-6. Universal Serial Bus (USB) Controller Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x08F	USBRXHUBPORT1	R/W	0x00	USB Receive Hub Port Endpoint 1	1054
0x090	USBTXFUNCADDR2	R/W	0x00	USB Transmit Functional Address Endpoint 2	1044
0x092	USBTXHUBADDR2	R/W	0x00	USB Transmit Hub Address Endpoint 2	1046
0x093	USBTXHUBPORT2	R/W	0x00	USB Transmit Hub Port Endpoint 2	1048
0x094	USBRXFUNCADDR2	R/W	0x00	USB Receive Functional Address Endpoint 2	1050
0x096	USBRXHUBADDR2	R/W	0x00	USB Receive Hub Address Endpoint 2	1052
0x097	USBRXHUBPORT2	R/W	0x00	USB Receive Hub Port Endpoint 2	1054
0x098	USBTXFUNCADDR3	R/W	0x00	USB Transmit Functional Address Endpoint 3	1044
0x09A	USBTXHUBADDR3	R/W	0x00	USB Transmit Hub Address Endpoint 3	1046
0x09B	USBTXHUBPORT3	R/W	0x00	USB Transmit Hub Port Endpoint 3	1048
0x09C	USBRXFUNCADDR3	R/W	0x00	USB Receive Functional Address Endpoint 3	1050
0x09E	USBRXHUBADDR3	R/W	0x00	USB Receive Hub Address Endpoint 3	1052
0x09F	USBRXHUBPORT3	R/W	0x00	USB Receive Hub Port Endpoint 3	1054
0x0A0	USBTXFUNCADDR4	R/W	0x00	USB Transmit Functional Address Endpoint 4	1044
0x0A2	USBTXHUBADDR4	R/W	0x00	USB Transmit Hub Address Endpoint 4	1046
0x0A3	USBTXHUBPORT4	R/W	0x00	USB Transmit Hub Port Endpoint 4	1048
0x0A4	USBRXFUNCADDR4	R/W	0x00	USB Receive Functional Address Endpoint 4	1050
0x0A6	USBRXHUBADDR4	R/W	0x00	USB Receive Hub Address Endpoint 4	1052
0x0A7	USBRXHUBPORT4	R/W	0x00	USB Receive Hub Port Endpoint 4	1054
0x0A8	USBTXFUNCADDR5	R/W	0x00	USB Transmit Functional Address Endpoint 5	1044
0x0AA	USBTXHUBADDR5	R/W	0x00	USB Transmit Hub Address Endpoint 5	1046
0x0AB	USBTXHUBPORT5	R/W	0x00	USB Transmit Hub Port Endpoint 5	1048
0x0AC	USBRXFUNCADDR5	R/W	0x00	USB Receive Functional Address Endpoint 5	1050
0x0AE	USBRXHUBADDR5	R/W	0x00	USB Receive Hub Address Endpoint 5	1052
0x0AF	USBRXHUBPORT5	R/W	0x00	USB Receive Hub Port Endpoint 5	1054
0x0B0	USBTXFUNCADDR6	R/W	0x00	USB Transmit Functional Address Endpoint 6	1044
0x0B2	USBTXHUBADDR6	R/W	0x00	USB Transmit Hub Address Endpoint 6	1046
0x0B3	USBTXHUBPORT6	R/W	0x00	USB Transmit Hub Port Endpoint 6	1048
0x0B4	USBRXFUNCADDR6	R/W	0x00	USB Receive Functional Address Endpoint 6	1050
0x0B6	USBRXHUBADDR6	R/W	0x00	USB Receive Hub Address Endpoint 6	1052
0x0B7	USBRXHUBPORT6	R/W	0x00	USB Receive Hub Port Endpoint 6	1054
0x0B8	USBTXFUNCADDR7	R/W	0x00	USB Transmit Functional Address Endpoint 7	1044

Table 20-6. Universal Serial Bus (USB) Controller Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x0BA	USBTXHUBADDR7	R/W	0x00	USB Transmit Hub Address Endpoint 7	1046
0x0BB	USBTXHUBPORT7	R/W	0x00	USB Transmit Hub Port Endpoint 7	1048
0x0BC	USBRXFUNCADDR7	R/W	0x00	USB Receive Functional Address Endpoint 7	1050
0x0BE	USBRXHUBADDR7	R/W	0x00	USB Receive Hub Address Endpoint 7	1052
0x0BF	USBRXHUBPORT7	R/W	0x00	USB Receive Hub Port Endpoint 7	1054
0x0C0	USBTXFUNCADDR8	R/W	0x00	USB Transmit Functional Address Endpoint 8	1044
0x0C2	USBTXHUBADDR8	R/W	0x00	USB Transmit Hub Address Endpoint 8	1046
0x0C3	USBTXHUBPORT8	R/W	0x00	USB Transmit Hub Port Endpoint 8	1048
0x0C4	USBRXFUNCADDR8	R/W	0x00	USB Receive Functional Address Endpoint 8	1050
0x0C6	USBRXHUBADDR8	R/W	0x00	USB Receive Hub Address Endpoint 8	1052
0x0C7	USBRXHUBPORT8	R/W	0x00	USB Receive Hub Port Endpoint 8	1054
0x0C8	USBTXFUNCADDR9	R/W	0x00	USB Transmit Functional Address Endpoint 9	1044
0x0CA	USBTXHUBADDR9	R/W	0x00	USB Transmit Hub Address Endpoint 9	1046
0x0CB	USBTXHUBPORT9	R/W	0x00	USB Transmit Hub Port Endpoint 9	1048
0x0CC	USBRXFUNCADDR9	R/W	0x00	USB Receive Functional Address Endpoint 9	1050
0x0CE	USBRXHUBADDR9	R/W	0x00	USB Receive Hub Address Endpoint 9	1052
0x0CF	USBRXHUBPORT9	R/W	0x00	USB Receive Hub Port Endpoint 9	1054
0x0D0	USBTXFUNCADDR10	R/W	0x00	USB Transmit Functional Address Endpoint 10	1044
0x0D2	USBTXHUBADDR10	R/W	0x00	USB Transmit Hub Address Endpoint 10	1046
0x0D3	USBTXHUBPORT10	R/W	0x00	USB Transmit Hub Port Endpoint 10	1048
0x0D4	USBRXFUNCADDR10	R/W	0x00	USB Receive Functional Address Endpoint 10	1050
0x0D6	USBRXHUBADDR10	R/W	0x00	USB Receive Hub Address Endpoint 10	1052
0x0D7	USBRXHUBPORT10	R/W	0x00	USB Receive Hub Port Endpoint 10	1054
0x0D8	USBTXFUNCADDR11	R/W	0x00	USB Transmit Functional Address Endpoint 11	1044
0x0DA	USBTXHUBADDR11	R/W	0x00	USB Transmit Hub Address Endpoint 11	1046
0x0DB	USBTXHUBPORT11	R/W	0x00	USB Transmit Hub Port Endpoint 11	1048
0x0DC	USBRXFUNCADDR11	R/W	0x00	USB Receive Functional Address Endpoint 11	1050
0x0DE	USBRXHUBADDR11	R/W	0x00	USB Receive Hub Address Endpoint 11	1052
0x0DF	USBRXHUBPORT11	R/W	0x00	USB Receive Hub Port Endpoint 11	1054
0x0E0	USBTXFUNCADDR12	R/W	0x00	USB Transmit Functional Address Endpoint 12	1044
0x0E2	USBTXHUBADDR12	R/W	0x00	USB Transmit Hub Address Endpoint 12	1046
0x0E3	USBTXHUBPORT12	R/W	0x00	USB Transmit Hub Port Endpoint 12	1048

Table 20-6. Universal Serial Bus (USB) Controller Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x0E4	USBRXFUNCADDR12	R/W	0x00	USB Receive Functional Address Endpoint 12	1050
0x0E6	USBRXHUBADDR12	R/W	0x00	USB Receive Hub Address Endpoint 12	1052
0x0E7	USBRXHUBPORT12	R/W	0x00	USB Receive Hub Port Endpoint 12	1054
0x0E8	USBTXFUNCADDR13	R/W	0x00	USB Transmit Functional Address Endpoint 13	1044
0x0EA	USBTXHUBADDR13	R/W	0x00	USB Transmit Hub Address Endpoint 13	1046
0x0EB	USBTXHUBPORT13	R/W	0x00	USB Transmit Hub Port Endpoint 13	1048
0x0EC	USBRXFUNCADDR13	R/W	0x00	USB Receive Functional Address Endpoint 13	1050
0x0EE	USBRXHUBADDR13	R/W	0x00	USB Receive Hub Address Endpoint 13	1052
0x0EF	USBRXHUBPORT13	R/W	0x00	USB Receive Hub Port Endpoint 13	1054
0x0F0	USBTXFUNCADDR14	R/W	0x00	USB Transmit Functional Address Endpoint 14	1044
0x0F2	USBTXHUBADDR14	R/W	0x00	USB Transmit Hub Address Endpoint 14	1046
0x0F3	USBTXHUBPORT14	R/W	0x00	USB Transmit Hub Port Endpoint 14	1048
0x0F4	USBRXFUNCADDR14	R/W	0x00	USB Receive Functional Address Endpoint 14	1050
0x0F6	USBRXHUBADDR14	R/W	0x00	USB Receive Hub Address Endpoint 14	1052
0x0F7	USBRXHUBPORT14	R/W	0x00	USB Receive Hub Port Endpoint 14	1054
0x0F8	USBTXFUNCADDR15	R/W	0x00	USB Transmit Functional Address Endpoint 15	1044
0x0FA	USBTXHUBADDR15	R/W	0x00	USB Transmit Hub Address Endpoint 15	1046
0x0FB	USBTXHUBPORT15	R/W	0x00	USB Transmit Hub Port Endpoint 15	1048
0x0FC	USBRXFUNCADDR15	R/W	0x00	USB Receive Functional Address Endpoint 15	1050
0x0FE	USBRXHUBADDR15	R/W	0x00	USB Receive Hub Address Endpoint 15	1052
0x0FF	USBRXHUBPORT15	R/W	0x00	USB Receive Hub Port Endpoint 15	1054
0x102	USBCSRL0	W1C	0x00	USB Control and Status Endpoint 0 Low	1058
0x103	USBCSRH0	W1C	0x00	USB Control and Status Endpoint 0 High	1062
0x108	USBCOUNT0	RO	0x00	USB Receive Byte Count Endpoint 0	1064
0x10A	USBTYPE0	R/W	0x00	USB Type Endpoint 0	1065
0x10B	USBNAKLMT	R/W	0x00	USB NAK Limit	1066
0x110	USBTXMAXP1	R/W	0x0000	USB Maximum Transmit Data Endpoint 1	1056
0x112	USBTXCSRL1	R/W	0x00	USB Transmit Control and Status Endpoint 1 Low	1067
0x113	USBTXCSRH1	R/W	0x00	USB Transmit Control and Status Endpoint 1 High	1072
0x114	USBRXMAXP1	R/W	0x0000	USB Maximum Receive Data Endpoint 1	1076
0x116	USBRXCSRL1	R/W	0x00	USB Receive Control and Status Endpoint 1 Low	1078
0x117	USBRXCSRH1	R/W	0x00	USB Receive Control and Status Endpoint 1 High	1083

Table 20-6. Universal Serial Bus (USB) Controller Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x118	USBRXCOUNT1	RO	0x0000	USB Receive Byte Count Endpoint 1	1088
0x11A	USBTXTYPE1	R/W	0x00	USB Host Transmit Configure Type Endpoint 1	1090
0x11B	USBTXINTERVAL1	R/W	0x00	USB Host Transmit Interval Endpoint 1	1092
0x11C	USBRXTYPE1	R/W	0x00	USB Host Configure Receive Type Endpoint 1	1094
0x11D	USBRXINTERVAL1	R/W	0x00	USB Host Receive Polling Interval Endpoint 1	1096
0x120	USBTXMAXP2	R/W	0x0000	USB Maximum Transmit Data Endpoint 2	1056
0x122	USBTXCSRL2	R/W	0x00	USB Transmit Control and Status Endpoint 2 Low	1067
0x123	USBTXCSRH2	R/W	0x00	USB Transmit Control and Status Endpoint 2 High	1072
0x124	USBRXMAXP2	R/W	0x0000	USB Maximum Receive Data Endpoint 2	1076
0x126	USBRXCSRL2	R/W	0x00	USB Receive Control and Status Endpoint 2 Low	1078
0x127	USBRXCSRH2	R/W	0x00	USB Receive Control and Status Endpoint 2 High	1083
0x128	USBRXCOUNT2	RO	0x0000	USB Receive Byte Count Endpoint 2	1088
0x12A	USBTXTYPE2	R/W	0x00	USB Host Transmit Configure Type Endpoint 2	1090
0x12B	USBTXINTERVAL2	R/W	0x00	USB Host Transmit Interval Endpoint 2	1092
0x12C	USBRXTYPE2	R/W	0x00	USB Host Configure Receive Type Endpoint 2	1094
0x12D	USBRXINTERVAL2	R/W	0x00	USB Host Receive Polling Interval Endpoint 2	1096
0x130	USBTXMAXP3	R/W	0x0000	USB Maximum Transmit Data Endpoint 3	1056
0x132	USBTXCSRL3	R/W	0x00	USB Transmit Control and Status Endpoint 3 Low	1067
0x133	USBTXCSRH3	R/W	0x00	USB Transmit Control and Status Endpoint 3 High	1072
0x134	USBRXMAXP3	R/W	0x0000	USB Maximum Receive Data Endpoint 3	1076
0x136	USBRXCSRL3	R/W	0x00	USB Receive Control and Status Endpoint 3 Low	1078
0x137	USBRXCSRH3	R/W	0x00	USB Receive Control and Status Endpoint 3 High	1083
0x138	USBRXCOUNT3	RO	0x0000	USB Receive Byte Count Endpoint 3	1088
0x13A	USBTXTYPE3	R/W	0x00	USB Host Transmit Configure Type Endpoint 3	1090
0x13B	USBTXINTERVAL3	R/W	0x00	USB Host Transmit Interval Endpoint 3	1092
0x13C	USBRXTYPE3	R/W	0x00	USB Host Configure Receive Type Endpoint 3	1094
0x13D	USBRXINTERVAL3	R/W	0x00	USB Host Receive Polling Interval Endpoint 3	1096
0x140	USBTXMAXP4	R/W	0x0000	USB Maximum Transmit Data Endpoint 4	1056
0x142	USBTXCSRL4	R/W	0x00	USB Transmit Control and Status Endpoint 4 Low	1067
0x143	USBTXCSRH4	R/W	0x00	USB Transmit Control and Status Endpoint 4 High	1072
0x144	USBRXMAXP4	R/W	0x0000	USB Maximum Receive Data Endpoint 4	1076
0x146	USBRXCSRL4	R/W	0x00	USB Receive Control and Status Endpoint 4 Low	1078

Table 20-6. Universal Serial Bus (USB) Controller Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x147	USBRXCSRH4	R/W	0x00	USB Receive Control and Status Endpoint 4 High	1083
0x148	USBRXCOUNT4	RO	0x0000	USB Receive Byte Count Endpoint 4	1088
0x14A	USBTXTYPE4	R/W	0x00	USB Host Transmit Configure Type Endpoint 4	1090
0x14B	USBTXINTERVAL4	R/W	0x00	USB Host Transmit Interval Endpoint 4	1092
0x14C	USBRXTYPE4	R/W	0x00	USB Host Configure Receive Type Endpoint 4	1094
0x14D	USBRXINTERVAL4	R/W	0x00	USB Host Receive Polling Interval Endpoint 4	1096
0x150	USBTXMAXP5	R/W	0x0000	USB Maximum Transmit Data Endpoint 5	1056
0x152	USBTXCSRL5	R/W	0x00	USB Transmit Control and Status Endpoint 5 Low	1067
0x153	USBTXCSRH5	R/W	0x00	USB Transmit Control and Status Endpoint 5 High	1072
0x154	USBRXMAXP5	R/W	0x0000	USB Maximum Receive Data Endpoint 5	1076
0x156	USBRXCSRL5	R/W	0x00	USB Receive Control and Status Endpoint 5 Low	1078
0x157	USBRXCSRH5	R/W	0x00	USB Receive Control and Status Endpoint 5 High	1083
0x158	USBRXCOUNT5	RO	0x0000	USB Receive Byte Count Endpoint 5	1088
0x15A	USBTXTYPE5	R/W	0x00	USB Host Transmit Configure Type Endpoint 5	1090
0x15B	USBTXINTERVAL5	R/W	0x00	USB Host Transmit Interval Endpoint 5	1092
0x15C	USBRXTYPE5	R/W	0x00	USB Host Configure Receive Type Endpoint 5	1094
0x15D	USBRXINTERVAL5	R/W	0x00	USB Host Receive Polling Interval Endpoint 5	1096
0x160	USBTXMAXP6	R/W	0x0000	USB Maximum Transmit Data Endpoint 6	1056
0x162	USBTXCSRL6	R/W	0x00	USB Transmit Control and Status Endpoint 6 Low	1067
0x163	USBTXCSRH6	R/W	0x00	USB Transmit Control and Status Endpoint 6 High	1072
0x164	USBRXMAXP6	R/W	0x0000	USB Maximum Receive Data Endpoint 6	1076
0x166	USBRXCSRL6	R/W	0x00	USB Receive Control and Status Endpoint 6 Low	1078
0x167	USBRXCSRH6	R/W	0x00	USB Receive Control and Status Endpoint 6 High	1083
0x168	USBRXCOUNT6	RO	0x0000	USB Receive Byte Count Endpoint 6	1088
0x16A	USBTXTYPE6	R/W	0x00	USB Host Transmit Configure Type Endpoint 6	1090
0x16B	USBTXINTERVAL6	R/W	0x00	USB Host Transmit Interval Endpoint 6	1092
0x16C	USBRXTYPE6	R/W	0x00	USB Host Configure Receive Type Endpoint 6	1094
0x16D	USBRXINTERVAL6	R/W	0x00	USB Host Receive Polling Interval Endpoint 6	1096
0x170	USBTXMAXP7	R/W	0x0000	USB Maximum Transmit Data Endpoint 7	1056
0x172	USBTXCSRL7	R/W	0x00	USB Transmit Control and Status Endpoint 7 Low	1067
0x173	USBTXCSRH7	R/W	0x00	USB Transmit Control and Status Endpoint 7 High	1072
0x174	USBRXMAXP7	R/W	0x0000	USB Maximum Receive Data Endpoint 7	1076

Table 20-6. Universal Serial Bus (USB) Controller Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x176	USBRXCSRL7	R/W	0x00	USB Receive Control and Status Endpoint 7 Low	1078
0x177	USBRXCSRH7	R/W	0x00	USB Receive Control and Status Endpoint 7 High	1083
0x178	USBRXCOUNT7	RO	0x0000	USB Receive Byte Count Endpoint 7	1088
0x17A	USBTXTYPE7	R/W	0x00	USB Host Transmit Configure Type Endpoint 7	1090
0x17B	USBTXINTERVAL7	R/W	0x00	USB Host Transmit Interval Endpoint 7	1092
0x17C	USBRXTYPE7	R/W	0x00	USB Host Configure Receive Type Endpoint 7	1094
0x17D	USBRXINTERVAL7	R/W	0x00	USB Host Receive Polling Interval Endpoint 7	1096
0x180	USBTXMAXP8	R/W	0x0000	USB Maximum Transmit Data Endpoint 8	1056
0x182	USBTXCSRL8	R/W	0x00	USB Transmit Control and Status Endpoint 8 Low	1067
0x183	USBTXCSRH8	R/W	0x00	USB Transmit Control and Status Endpoint 8 High	1072
0x184	USBRXMAXP8	R/W	0x0000	USB Maximum Receive Data Endpoint 8	1076
0x186	USBRXCSRL8	R/W	0x00	USB Receive Control and Status Endpoint 8 Low	1078
0x187	USBRXCSRH8	R/W	0x00	USB Receive Control and Status Endpoint 8 High	1083
0x188	USBRXCOUNT8	RO	0x0000	USB Receive Byte Count Endpoint 8	1088
0x18A	USBTXTYPE8	R/W	0x00	USB Host Transmit Configure Type Endpoint 8	1090
0x18B	USBTXINTERVAL8	R/W	0x00	USB Host Transmit Interval Endpoint 8	1092
0x18C	USBRXTYPE8	R/W	0x00	USB Host Configure Receive Type Endpoint 8	1094
0x18D	USBRXINTERVAL8	R/W	0x00	USB Host Receive Polling Interval Endpoint 8	1096
0x190	USBTXMAXP9	R/W	0x0000	USB Maximum Transmit Data Endpoint 9	1056
0x192	USBTXCSRL9	R/W	0x00	USB Transmit Control and Status Endpoint 9 Low	1067
0x193	USBTXCSRH9	R/W	0x00	USB Transmit Control and Status Endpoint 9 High	1072
0x194	USBRXMAXP9	R/W	0x0000	USB Maximum Receive Data Endpoint 9	1076
0x196	USBRXCSRL9	R/W	0x00	USB Receive Control and Status Endpoint 9 Low	1078
0x197	USBRXCSRH9	R/W	0x00	USB Receive Control and Status Endpoint 9 High	1083
0x198	USBRXCOUNT9	RO	0x0000	USB Receive Byte Count Endpoint 9	1088
0x19A	USBTXTYPE9	R/W	0x00	USB Host Transmit Configure Type Endpoint 9	1090
0x19B	USBTXINTERVAL9	R/W	0x00	USB Host Transmit Interval Endpoint 9	1092
0x19C	USBRXTYPE9	R/W	0x00	USB Host Configure Receive Type Endpoint 9	1094
0x19D	USBRXINTERVAL9	R/W	0x00	USB Host Receive Polling Interval Endpoint 9	1096
0x1A0	USBTXMAXP10	R/W	0x0000	USB Maximum Transmit Data Endpoint 10	1056
0x1A2	USBTXCSRL10	R/W	0x00	USB Transmit Control and Status Endpoint 10 Low	1067
0x1A3	USBTXCSRH10	R/W	0x00	USB Transmit Control and Status Endpoint 10 High	1072

Table 20-6. Universal Serial Bus (USB) Controller Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x1A4	USBRXMAXP10	R/W	0x0000	USB Maximum Receive Data Endpoint 10	1076
0x1A6	USBRXCSRL10	R/W	0x00	USB Receive Control and Status Endpoint 10 Low	1078
0x1A7	USBRXCSRH10	R/W	0x00	USB Receive Control and Status Endpoint 10 High	1083
0x1A8	USBRXCOUNT10	RO	0x0000	USB Receive Byte Count Endpoint 10	1088
0x1AA	USBTXTYPE10	R/W	0x00	USB Host Transmit Configure Type Endpoint 10	1090
0x1AB	USBTXINTERVAL10	R/W	0x00	USB Host Transmit Interval Endpoint 10	1092
0x1AC	USBRXTYPE10	R/W	0x00	USB Host Configure Receive Type Endpoint 10	1094
0x1AD	USBRXINTERVAL10	R/W	0x00	USB Host Receive Polling Interval Endpoint 10	1096
0x1B0	USBTXMAXP11	R/W	0x0000	USB Maximum Transmit Data Endpoint 11	1056
0x1B2	USBTXCSRL11	R/W	0x00	USB Transmit Control and Status Endpoint 11 Low	1067
0x1B3	USBTXCSRH11	R/W	0x00	USB Transmit Control and Status Endpoint 11 High	1072
0x1B4	USBRXMAXP11	R/W	0x0000	USB Maximum Receive Data Endpoint 11	1076
0x1B6	USBRXCSRL11	R/W	0x00	USB Receive Control and Status Endpoint 11 Low	1078
0x1B7	USBRXCSRH11	R/W	0x00	USB Receive Control and Status Endpoint 11 High	1083
0x1B8	USBRXCOUNT11	RO	0x0000	USB Receive Byte Count Endpoint 11	1088
0x1BA	USBTXTYPE11	R/W	0x00	USB Host Transmit Configure Type Endpoint 11	1090
0x1BB	USBTXINTERVAL11	R/W	0x00	USB Host Transmit Interval Endpoint 11	1092
0x1BC	USBRXTYPE11	R/W	0x00	USB Host Configure Receive Type Endpoint 11	1094
0x1BD	USBRXINTERVAL11	R/W	0x00	USB Host Receive Polling Interval Endpoint 11	1096
0x1C0	USBTXMAXP12	R/W	0x0000	USB Maximum Transmit Data Endpoint 12	1056
0x1C2	USBTXCSRL12	R/W	0x00	USB Transmit Control and Status Endpoint 12 Low	1067
0x1C3	USBTXCSRH12	R/W	0x00	USB Transmit Control and Status Endpoint 12 High	1072
0x1C4	USBRXMAXP12	R/W	0x0000	USB Maximum Receive Data Endpoint 12	1076
0x1C6	USBRXCSRL12	R/W	0x00	USB Receive Control and Status Endpoint 12 Low	1078
0x1C7	USBRXCSRH12	R/W	0x00	USB Receive Control and Status Endpoint 12 High	1083
0x1C8	USBRXCOUNT12	RO	0x0000	USB Receive Byte Count Endpoint 12	1088
0x1CA	USBTXTYPE12	R/W	0x00	USB Host Transmit Configure Type Endpoint 12	1090
0x1CB	USBTXINTERVAL12	R/W	0x00	USB Host Transmit Interval Endpoint 12	1092
0x1CC	USBRXTYPE12	R/W	0x00	USB Host Configure Receive Type Endpoint 12	1094
0x1CD	USBRXINTERVAL12	R/W	0x00	USB Host Receive Polling Interval Endpoint 12	1096
0x1D0	USBTXMAXP13	R/W	0x0000	USB Maximum Transmit Data Endpoint 13	1056
0x1D2	USBTXCSRL13	R/W	0x00	USB Transmit Control and Status Endpoint 13 Low	1067

Table 20-6. Universal Serial Bus (USB) Controller Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x1D3	USBTXCSRH13	R/W	0x00	USB Transmit Control and Status Endpoint 13 High	1072
0x1D4	USBRXMAXP13	R/W	0x0000	USB Maximum Receive Data Endpoint 13	1076
0x1D6	USBRXCSRL13	R/W	0x00	USB Receive Control and Status Endpoint 13 Low	1078
0x1D7	USBRXCSRH13	R/W	0x00	USB Receive Control and Status Endpoint 13 High	1083
0x1D8	USBRXCOUNT13	RO	0x0000	USB Receive Byte Count Endpoint 13	1088
0x1DA	USBTXTYPE13	R/W	0x00	USB Host Transmit Configure Type Endpoint 13	1090
0x1DB	USBTXINTERVAL13	R/W	0x00	USB Host Transmit Interval Endpoint 13	1092
0x1DC	USBRXTYPE13	R/W	0x00	USB Host Configure Receive Type Endpoint 13	1094
0x1DD	USBRXINTERVAL13	R/W	0x00	USB Host Receive Polling Interval Endpoint 13	1096
0x1E0	USBTXMAXP14	R/W	0x0000	USB Maximum Transmit Data Endpoint 14	1056
0x1E2	USBTXCSRL14	R/W	0x00	USB Transmit Control and Status Endpoint 14 Low	1067
0x1E3	USBTXCSRH14	R/W	0x00	USB Transmit Control and Status Endpoint 14 High	1072
0x1E4	USBRXMAXP14	R/W	0x0000	USB Maximum Receive Data Endpoint 14	1076
0x1E6	USBRXCSRL14	R/W	0x00	USB Receive Control and Status Endpoint 14 Low	1078
0x1E7	USBRXCSRH14	R/W	0x00	USB Receive Control and Status Endpoint 14 High	1083
0x1E8	USBRXCOUNT14	RO	0x0000	USB Receive Byte Count Endpoint 14	1088
0x1EA	USBTXTYPE14	R/W	0x00	USB Host Transmit Configure Type Endpoint 14	1090
0x1EB	USBTXINTERVAL14	R/W	0x00	USB Host Transmit Interval Endpoint 14	1092
0x1EC	USBRXTYPE14	R/W	0x00	USB Host Configure Receive Type Endpoint 14	1094
0x1ED	USBRXINTERVAL14	R/W	0x00	USB Host Receive Polling Interval Endpoint 14	1096
0x1F0	USBTXMAXP15	R/W	0x0000	USB Maximum Transmit Data Endpoint 15	1056
0x1F2	USBTXCSRL15	R/W	0x00	USB Transmit Control and Status Endpoint 15 Low	1067
0x1F3	USBTXCSRH15	R/W	0x00	USB Transmit Control and Status Endpoint 15 High	1072
0x1F4	USBRXMAXP15	R/W	0x0000	USB Maximum Receive Data Endpoint 15	1076
0x1F6	USBRXCSRL15	R/W	0x00	USB Receive Control and Status Endpoint 15 Low	1078
0x1F7	USBRXCSRH15	R/W	0x00	USB Receive Control and Status Endpoint 15 High	1083
0x1F8	USBRXCOUNT15	RO	0x0000	USB Receive Byte Count Endpoint 15	1088
0x1FA	USBTXTYPE15	R/W	0x00	USB Host Transmit Configure Type Endpoint 15	1090
0x1FB	USBTXINTERVAL15	R/W	0x00	USB Host Transmit Interval Endpoint 15	1092
0x1FC	USBRXTYPE15	R/W	0x00	USB Host Configure Receive Type Endpoint 15	1094
0x1FD	USBRXINTERVAL15	R/W	0x00	USB Host Receive Polling Interval Endpoint 15	1096

Table 20-6. Universal Serial Bus (USB) Controller Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x304	USBRQPKTCOUNT1	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 1	1098
0x308	USBRQPKTCOUNT2	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 2	1098
0x30C	USBRQPKTCOUNT3	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 3	1098
0x310	USBRQPKTCOUNT4	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 4	1098
0x314	USBRQPKTCOUNT5	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 5	1098
0x318	USBRQPKTCOUNT6	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 6	1098
0x31C	USBRQPKTCOUNT7	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 7	1098
0x320	USBRQPKTCOUNT8	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 8	1098
0x324	USBRQPKTCOUNT9	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 9	1098
0x328	USBRQPKTCOUNT10	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 10	1098
0x32C	USBRQPKTCOUNT11	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 11	1098
0x330	USBRQPKTCOUNT12	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 12	1098
0x334	USBRQPKTCOUNT13	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 13	1098
0x338	USBRQPKTCOUNT14	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 14	1098
0x33C	USBRQPKTCOUNT15	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 15	1098
0x340	USBRXDPKTBUFDIS	R/W	0x0000	USB Receive Double Packet Buffer Disable	1100
0x342	USBTXDPKTBUFDIS	R/W	0x0000	USB Transmit Double Packet Buffer Disable	1102
0x400	USBEPC	R/W	0x0000.0000	USB External Power Control	1104
0x404	USBEPCRIS	RO	0x0000.0000	USB External Power Control Raw Interrupt Status	1107
0x408	USBEPCIM	R/W	0x0000.0000	USB External Power Control Interrupt Mask	1108
0x40C	USBEPCISC	R/W	0x0000.0000	USB External Power Control Interrupt Status and Clear	1109
0x410	USBDRRIS	RO	0x0000.0000	USB Device RESUME Raw Interrupt Status	1110
0x414	USBDRIM	R/W	0x0000.0000	USB Device RESUME Interrupt Mask	1111
0x418	USBDRISC	W1C	0x0000.0000	USB Device RESUME Interrupt Status and Clear	1112

Table 20-6. Universal Serial Bus (USB) Controller Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x41C	USBGPCS	R/W	0x0000.0001	USB General-Purpose Control and Status	1113
0x430	USBVDC	R/W	0x0000.0000	USB VBUS Droop Control	1114
0x434	USBVDCRIS	RO	0x0000.0000	USB VBUS Droop Control Raw Interrupt Status	1115
0x438	USBVDCIM	R/W	0x0000.0000	USB VBUS Droop Control Interrupt Mask	1116
0x43C	USBVDCISC	R/W	0x0000.0000	USB VBUS Droop Control Interrupt Status and Clear	1117
0x444	USBIDVRIS	RO	0x0000.0000	USB ID Valid Detect Raw Interrupt Status	1118
0x448	USBIDVIM	R/W	0x0000.0000	USB ID Valid Detect Interrupt Mask	1119
0x44C	USBIDVISC	R/W1C	0x0000.0000	USB ID Valid Detect Interrupt Status and Clear	1120
0x450	USBDMASEL	R/W	0x0033.2211	USB DMA Select	1121

20.6 Register Descriptions

The LM3S9790 USB controller has On-The-Go (OTG) capabilities as specified in the USB0 bit field in the **DC6** register (see page 256).

OTG B /

This icon indicates that the register is used in OTG B or Device mode. Some registers are used for both Host and Device mode and may have different bit definitions depending on the mode.

OTG A /

This icon indicates that the register is used in OTG A or Host mode. Some registers are used for both Host and Device mode and may have different bit definitions depending on the mode. The USB controller is in OTG B or Device mode upon reset, so the reset values shown for these registers apply to the Device mode definition.

OTG

This icon indicates that the register is used for OTG-specific functions such as ID detection and negotiation. Once OTG negotiation is complete, then the USB controller registers are used according to their Host or Device mode meanings depending on whether the OTG negotiations made the USB controller OTG A (Host) or OTG B (Device).

Register 1: USB Device Functional Address (USBFADDR), offset 0x000




USBFADDR is an 8-bit register that contains the 7-bit address of the Device part of the transaction.

When the USB controller is being used in Device mode (the HOST bit in the **USBDEVCTL** register is clear), this register must be written with the address received through a SET_ADDRESS command, which is then used for decoding the function address in subsequent token packets.

Important: See the section called "Setting the Device Address" on page 991 for special considerations when writing this register.

USB Device Functional Address (USBFADDR)

Base 0x4005.0000 Offset 0x000 Type R/W, reset 0x00



Bit/Field	Name	Type	Reset	Description
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:0	FUNCADDR	R/W	0x00	Function Address Function Address of Device as received through SET_ADDRESS.

Register 2: USB Power (USBPOWER), offset 0x001




USBPOWER is an 8-bit register used for controlling SUSPEND and RESUME signaling and some basic operational aspects of the USB controller.

OTG B / Device

OTG A / Host Mode

USB Power (USBPOWER)

Base 0x4005.0000 Offset 0x001 Type R/W, reset 0x20



Bit/Field	Name	Туре	Reset	Description		
7:4	reserved	RO	0x2	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.		
3	RESET	R/W	0	RESET Signaling		
				Value Description 1 Enables RESET signaling on the bus.		
				0 Ends RESET signaling on the bus.		
2	RESUME	R/W	0	RESUME Signaling		
				Value Description		
				1 Enables RESUME signaling when the Device is in SUSPEND mode.		
				0 Ends RESUME signaling on the bus.		
				This bit must be cleared by software 20 ms after being set.		
1	SUSPEND	R/W1S	0	SUSPEND Mode		
				Value Description		
				1 Enables SUSPEND mode.		

0

No effect.

Bit/Field	Name	Type	Reset	Description
0	PWRDNPHY	R/W	0	Power Down PHY
				Value Description
				1 Powers down the internal USB PHY.
				0 No effect.

OTG B / Device Mode

USB Power (USBPOWER)

Base 0x4005.0000 Offset 0x001 Type R/W, reset 0x20

	7	6	5	4	3	2	1	0
	ISOUP	SOFTCONN	reserved		RESET	RESUME	SUSPEND	PWRDNPHY
Type	R/W	R/W	RO	RO	RO	R/W	RO	R/W
Reset	Λ	0	1	Λ	Λ	0	Λ	0

Name	Type	Reset	Description
Name	Турс	NOSCI	Description
ISOUP	R/W	0	Isochronous Update
			Value Description
			The USB controller waits for an SOF token from the time the TXRDY bit is set in the USBTXCSRLn register before sending the packet. If an IN token is received before an SOF token, then a zero-length data packet is sent.
			0 No effect.
			Note: This bit is only valid for isochronous transfers.
SOFTCONN	R/W	0	Soft Connect/Disconnect
			Value Description
			1 The USB D+/D- lines are enabled.
			0 The USB D+/D- lines are tri-stated.
reserved	RO	0x2	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
RESET	RO	0	RESET Signaling
			Value Description
			1 RESET signaling is present on the bus.
			0 RESET signaling is not present on the bus.
	SOFTCONN	ISOUP R/W SOFTCONN R/W reserved RO	ISOUP R/W 0 SOFTCONN R/W 0 reserved RO 0x2

Bit/Field	Name	Туре	Reset	Description
2	RESUME	R/W	0	RESUME Signaling
				Value Description 1 Enables RESUME signaling when the Device is in SUSPEND mode. 0 Ends RESUME signaling on the bus. This bit must be cleared by software 10 ms (a maximum of 15 ms) after being set.
1	SUSPEND	RO	0	SUSPEND Mode Value Description 1 The USB controller is in SUSPEND mode. 0 This bit is cleared when software reads the interrupt register or sets the RESUME bit above.
0	PWRDNPHY	R/W	0	Power Down PHY Value Description 1 Powers down the internal USB PHY. 0 No effect.

Register 3: USB Transmit Interrupt Status (USBTXIS), offset 0x002

Important: This register is read-sensitive. See the register description for details.

OTG A / Host



USBTXIS is a 16-bit read-only register that indicates which interrupts are currently active for endpoint 0 and the transmit endpoints 1–15. The meaning of the \mathtt{EPn} bits in this register is based on the mode of the device. The $\mathtt{EP1}$ through $\mathtt{EP15}$ bits always indicate that the USB controller is sending data; however, in Host mode, the bits refer to OUT endpoints; while in Device mode, the bits refer to IN endpoints. The $\mathtt{EP0}$ bit is special in Host and Device modes and indicates that either a control IN or control OUT endpoint has generated an interrupt.

Note: Bits relating to endpoints that have not been configured always return 0. Note also that all active interrupts are cleared when this register is read.

USB Transmit Interrupt Status (USBTXIS)

Base 0x4005.0000 Offset 0x002 Type RO, reset 0x0000

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8	EP7	EP6	EP5	EP4	EP3	EP2	EP1	EP0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Docot	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	0	Λ	Λ	Λ	Λ	Λ

Bit/Field	Name	Туре	Reset	Description
15	EP15	RO	0	TX Endpoint 15 Interrupt
				Value Description No interrupt. The Endpoint 15 transmit interrupt is asserted.
14	EP14	RO	0	TX Endpoint 14 Interrupt Same description as EP15.
13	EP13	RO	0	TX Endpoint 13 Interrupt Same description as EP15.
12	EP12	RO	0	TX Endpoint 12 Interrupt Same description as EP15.
11	EP11	RO	0	TX Endpoint 11 Interrupt Same description as EP15.
10	EP10	RO	0	TX Endpoint 10 Interrupt Same description as EP15.
9	EP9	RO	0	TX Endpoint 9 Interrupt Same description as EP15.
8	EP8	RO	0	TX Endpoint 8 Interrupt Same description as EP15.
7	EP7	RO	0	TX Endpoint 7 Interrupt Same description as EP15.

Bit/Field	Name	Type	Reset	Description
6	EP6	RO	0	TX Endpoint 6 Interrupt Same description as EP15.
5	EP5	RO	0	TX Endpoint 5 Interrupt Same description as EP15.
4	EP4	RO	0	TX Endpoint 4 Interrupt Same description as EP15.
3	EP3	RO	0	TX Endpoint 3 Interrupt Same description as EP15.
2	EP2	RO	0	TX Endpoint 2 Interrupt Same description as EP15.
1	EP1	RO	0	TX Endpoint 1 Interrupt Same description as EP15.
0	EP0	RO	0	TX and RX Endpoint 0 Interrupt

Value Description

- 0 No interrupt.
- 1 The Endpoint 0 transmit and receive interrupt is asserted.

Register 4: USB Receive Interrupt Status (USBRXIS), offset 0x004

Important: This register is read-sensitive. See the register description for details.

OTG A /

USBRXIS is a 16-bit read-only register that indicates which of the interrupts for receive endpoints 1–15 are currently active.

Note: Bits relating to endpoints that have not been configured always return 0. Note also that all active interrupts are cleared when this register is read.

OTG B /
Device

USB Receive Interrupt Status (USBRXIS)

Base 0x4005.0000 Offset 0x004 Type RO, reset 0x0000

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8	EP7	EP6	EP5	EP4	EP3	EP2	EP1	reserved	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
D 4	^	_	^	_	^	_	^	^	•	^	_	^	_	_	^	^	

Bit/Field	Name	Туре	Reset	Description
15	EP15	RO	0	RX Endpoint 15 Interrupt
				Value Description No interrupt. The Endpoint 15 receive interrupt is asserted.
14	EP14	RO	0	RX Endpoint 14 Interrupt Same description as EP15.
13	EP13	RO	0	RX Endpoint 13 Interrupt Same description as EP15.
12	EP12	RO	0	RX Endpoint 12 Interrupt Same description as EP15.
11	EP11	RO	0	RX Endpoint 11 Interrupt Same description as EP15.
10	EP10	RO	0	RX Endpoint 10 Interrupt Same description as EP15.
9	EP9	RO	0	RX Endpoint 9 Interrupt Same description as EP15.
8	EP8	RO	0	RX Endpoint 8 Interrupt Same description as EP15.
7	EP7	RO	0	RX Endpoint 7 Interrupt Same description as EP15.
6	EP6	RO	0	RX Endpoint 6 Interrupt Same description as EP15.
5	EP5	RO	0	RX Endpoint 5 Interrupt Same description as EP15.

Bit/Field	Name	Type	Reset	Description
4	EP4	RO	0	RX Endpoint 4 Interrupt Same description as EP15.
3	EP3	RO	0	RX Endpoint 3 Interrupt Same description as EP15.
2	EP2	RO	0	RX Endpoint 2 Interrupt Same description as EP15.
1	EP1	RO	0	RX Endpoint 1 Interrupt Same description as EP15.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 5: USB Transmit Interrupt Enable (USBTXIE), offset 0x006



USBTXIE is a 16-bit register that provides interrupt enable bits for the interrupts in the **USBTXIS** register. When a bit is set, the USB interrupt is asserted to the interrupt controller when the corresponding interrupt bit in the **USBTXIS** register is set. When a bit is cleared, the interrupt in the **USBTXIS** register is still set but the USB interrupt to the interrupt controller is not asserted. On reset, all interrupts are enabled.

OTG B / Device

USB Transmit Interrupt Enable (USBTXIE)

Base 0x4005.0000 Offset 0x006

Type R/W, reset 0xFFFF

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8	EP7	EP6	EP5	EP4	EP3	EP2	EP1	EP0
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
E	Bit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
15 EP15 R/W 1				TX I	Endpoint	15 Inter	rupt Ena	ble								

Value Description

- 1 An interrupt is sent to the interrupt controller when the EP15 bit in the USBTXIS register is set.
- 0 The EP15 transmit interrupt is suppressed and not sent to the interrupt controller.

14	EP14	R/W	1	TX Endpoint 14 Interrupt Enable Same description as EP15.
13	EP13	R/W	1	TX Endpoint 13 Interrupt Enable Same description as EP15.
12	EP12	R/W	1	TX Endpoint 12 Interrupt Enable Same description as EP15.
11	EP11	R/W	1	TX Endpoint 11 Interrupt Enable Same description as EP15.
10	EP10	R/W	1	TX Endpoint 10 Interrupt Enable Same description as EP15.
9	EP9	R/W	1	TX Endpoint 9 Interrupt Enable Same description as EP15.
8	EP8	R/W	1	TX Endpoint 8 Interrupt Enable Same description as EP15.
7	EP7	R/W	1	TX Endpoint 7 Interrupt Enable Same description as EP15.
6	EP6	R/W	1	TX Endpoint 6 Interrupt Enable Same description as EP15.
5	EP5	R/W	1	TX Endpoint 5 Interrupt Enable Same description as EP15.

Bit/Field	Name	Type	Reset	Description
4	EP4	R/W	1	TX Endpoint 4 Interrupt Enable Same description as EP15.
3	EP3	R/W	1	TX Endpoint 3 Interrupt Enable Same description as EP15.
2	EP2	R/W	1	TX Endpoint 2 Interrupt Enable Same description as EP15.
1	EP1	R/W	1	TX Endpoint 1 Interrupt Enable Same description as EP15.
0	EP0	R/W	1	TX and RX Endpoint 0 Interrupt Enable

Value Description

- An interrupt is sent to the interrupt controller when the EP0 bit in the **USBTXIS** register is set.
- 0 The EP0 transmit and receive interrupt is suppressed and not sent to the interrupt controller.

Register 6: USB Receive Interrupt Enable (USBRXIE), offset 0x008



USBRXIE is a 16-bit register that provides interrupt enable bits for the interrupts in the **USBRXIS** register. When a bit is set, the USB interrupt is asserted to the interrupt controller when the corresponding interrupt bit in the **USBRXIS** register is set. When a bit is cleared, the interrupt in the **USBRXIS** register is still set but the USB interrupt to the interrupt controller is not asserted. On reset, all interrupts are enabled.

OTG B /
Device

USB Receive Interrupt Enable (USBRXIE)

Base 0x4005.0000 Offset 0x008

Type R/W, reset 0xFFFE

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8	EP7	EP6	EP5	EP4	EP3	EP2	EP1	reserved
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	RO
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0

Bit/Field	Name	Туре	Reset	Description
15	EP15	R/W	1	RX Endpoint 15 Interrupt Enable
				Value Description
				An interrupt is sent to the interrupt controller when the EP15 bit in the USBRXIS register is set.
				O The EP15 receive interrupt is suppressed and not sent to the interrupt controller.
14	EP14	R/W	1	RX Endpoint 14 Interrupt Enable Same description as EP15.
13	EP13	R/W	1	RX Endpoint 13 Interrupt Enable Same description as EP15.
12	EP12	R/W	1	RX Endpoint 12 Interrupt Enable Same description as EP15.
11	EP11	R/W	1	RX Endpoint 11 Interrupt Enable Same description as EP15.
10	EP10	R/W	1	RX Endpoint 10 Interrupt Enable Same description as EP15.
9	EP9	R/W	1	RX Endpoint 9 Interrupt Enable Same description as EP15.
8	EP8	R/W	1	RX Endpoint 8 Interrupt Enable Same description as EP15.
7	EP7	R/W	1	RX Endpoint 7 Interrupt Enable Same description as EP15.
6	EP6	R/W	1	RX Endpoint 6 Interrupt Enable Same description as EP15.
5	EP5	R/W	1	RX Endpoint 5 Interrupt Enable Same description as EP15.

Bit/Field	Name	Type	Reset	Description
4	EP4	R/W	1	RX Endpoint 4 Interrupt Enable Same description as EP15.
3	EP3	R/W	1	RX Endpoint 3 Interrupt Enable Same description as EP15.
2	EP2	R/W	1	RX Endpoint 2 Interrupt Enable Same description as EP15.
1	EP1	R/W	1	RX Endpoint 1 Interrupt Enable Same description as EP15.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 7: USB General Interrupt Status (USBIS), offset 0x00A

Important: This register is read-sensitive. See the register description for details.

OTG A /


USBIS is an 8-bit read-only register that indicates which USB interrupts are currently active. All active interrupts are cleared when this register is read.



OTG A / Host Mode

USB General Interrupt Status (USBIS)

Base 0x4005.0000 Offset 0x00A Type RO, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7	VBUSERR	RO	0	VBUS Error
				 Value Description 1 VBUS has dropped below the VBUS Valid threshold during a session. 0 No interrupt.
6	SESREQ	RO	0	SESSION REQUEST Value Description 1 SESSION REQUEST signaling has been detected. 0 No interrupt.
5	DISCON	RO	0	Session Disconnect Value Description 1 A Device disconnect has been detected. 0 No interrupt.
4	CONN	RO	0	Session Connect Value Description 1 A Device connection has been detected. 0 No interrupt.

Bit/Field	Name	Type	Reset	Description
3	SOF	RO	0	Start of Frame
				Value Description
				1 A new frame has started.
				0 No interrupt.
2	BABBLE	RO	0	Babble Detected
				Value Description
				Babble has been detected. This interrupt is active only after the first SOF has been sent.
				0 No interrupt.
1	RESUME	RO	0	RESUME Signaling Detected
				Value Description
				1 RESUME signaling has been detected on the bus while the USB controller is in SUSPEND mode.
				0 No interrupt.
				This interrupt can only be used if the USB controller's system clock is enabled. If the user disables the clock programming, the USBDRRIS , USBDRIM , and USBDRISC registers should be used.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

OTG B / Device Mode

USB General Interrupt Status (USBIS)

Base 0x4005.0000 Offset 0x00A Type RO, reset 0x00

	7	6	5	4	3	2	1	0
	reserved		DISCON	reserved	SOF	RESET	RESUME	SUSPEND
Туре	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
7:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	DISCON	RO	0	Session Disconnect
				Value Description

1 The device has been disconnected from the host.

0 No interrupt.

Bit/Field	Name	Туре	Reset	Description
4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	SOF	RO	0	Start of Frame
				Value Description 1 A new frame has started.
				0 No interrupt.
2	RESET	RO	0	RESET Signaling Detected
				Value Description RESET signaling has been detected on the bus. No interrupt.
1	RESUME	RO	0	RESUME Signaling Detected
				Value Description
				1 RESUME signaling has been detected on the bus while the USB controller is in SUSPEND mode.
				0 No interrupt.
				This interrupt can only be used if the USB controller's system clock is enabled. If the user disables the clock programming, the USBDRIS , USBDRIM , and USBDRISC registers should be used.
0	SUSPEND	RO	0	SUSPEND Signaling Detected
				Value Description
				1 SUSPEND signaling has been detected on the bus.
				0 No interrupt.

Register 8: USB Interrupt Enable (USBIE), offset 0x00B




USBIE is an 8-bit register that provides interrupt enable bits for each of the interrupts in USBIS. At reset interrupts 1 and 2 are enabled in Device mode.

OTG B / **Device**

OTG A / Host Mode

USB Interrupt Enable (USBIE)

Base 0x4005.0000 Offset 0x00B Type R/W, reset 0x06



Bit/Field	Name	Туре	Reset	Description
7	VBUSERR	R/W	0	Enable VBUS Error Interrupt
				Value Description
				An interrupt is sent to the interrupt controller when the VBUSERR bit in the USBIS register is set.
				O The VBUSERR interrupt is suppressed and not sent to the interrupt controller.
6	SESREQ	R/W	0	Enable Session Request
				Value Description
				An interrupt is sent to the interrupt controller when the SESREEQ bit in the USBIS register is set.
				O The SESREQ interrupt is suppressed and not sent to the interrupt controller.
5	DISCON	R/W	0	Enable Disconnect Interrupt
				Value Description


- An interrupt is sent to the interrupt controller when the ${\tt DISCON}$ 1 bit in the **USBIS** register is set.
- The DISCON interrupt is suppressed and not sent to the interrupt 0 controller.

Bit/Field	Name	Туре	Reset	Description
4	CONN	R/W	0	Enable Connect Interrupt
				Value Description
				An interrupt is sent to the interrupt controller when the CONN bit in the USBIS register is set.
				O The CONN interrupt is suppressed and not sent to the interrupt controller.
3	SOF	R/W	0	Enable Start-of-Frame Interrupt
				Value Description
				An interrupt is sent to the interrupt controller when the SOF bit in the USBIS register is set.
				O The SOF interrupt is suppressed and not sent to the interrupt controller.
2	BABBLE	R/W	1	Enable Babble Interrupt
				Value Description
				An interrupt is sent to the interrupt controller when the BABBLE bit in the USBIS register is set.
				O The BABBLE interrupt is suppressed and not sent to the interrupt controller.
1	RESUME	R/W	1	Enable RESUME Interrupt
				Value Description
				An interrupt is sent to the interrupt controller when the RESUME bit in the USBIS register is set.
				O The RESUME interrupt is suppressed and not sent to the interrupt controller.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

OTG B / Device Mode

USB Interrupt Enable (USBIE)

Base 0x4005.0000 Offset 0x00B Type R/W, reset 0x06



Bit/Field	Name	Туре	Reset	Description
7:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	DISCON	R/W	0	Enable Disconnect Interrupt
				Value Description
				An interrupt is sent to the interrupt controller when the DISCON bit in the USBIS register is set.
				The DISCON interrupt is suppressed and not sent to the interrupt controller.
4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	SOF	R/W	0	Enable Start-of-Frame Interrupt
				Value Description
				An interrupt is sent to the interrupt controller when the SOF bit in the USBIS register is set.
				O The SOF interrupt is suppressed and not sent to the interrupt controller.
2	RESET	R/W	1	Enable RESET Interrupt
				Value Description
				An interrupt is sent to the interrupt controller when the RESET bit in the USBIS register is set.
				0 The RESET interrupt is suppressed and not sent to the interrupt controller.
1	RESUME	R/W	1	Enable RESUME Interrupt
				Value Description
				An interrupt is sent to the interrupt controller when the RESUME bit in the USBIS register is set.
				O The RESUME interrupt is suppressed and not sent to the interrupt controller.
0	SUSPEND	R/W	0	Enable SUSPEND Interrupt
				Value Description
				An interrupt is sent to the interrupt controller when the SUSPEND bit in the USBIS register is set.
				O The SUSPEND interrupt is suppressed and not sent to the interrupt controller.

Register 9: USB Frame Value (USBFRAME), offset 0x00C

OTG A /

USBFRAME is a 16-bit read-only register that holds the last received frame number.

Host

USB Frame Value (USBFRAME)

Base 0x4005.0000 Offset 0x00C Type RO, reset 0x0000

OTG B /
Device

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved		i			1	ı ı	1	FRAME		ı		1	_
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	0	Λ	Λ	Λ	Λ	Λ	Λ

Bit/Field	Name	Туре	Reset	Description
15:11	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10:0	FRAME	RO	0x000	Frame Number

Register 10: USB Endpoint Index (USBEPIDX), offset 0x00E




Each endpoint's buffer can be accessed by configuring a FIFO size and starting address. The **USBEPIDX** 8-bit register is used with the **USBTXFIFOSZ**, **USBRXFIFOSZ**, **USBTXFIFOADD**, and **USBRXFIFOADD** registers.

OTG B / Device

USB Endpoint Index (USBEPIDX)

Base 0x4005.0000 Offset 0x00E Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7:4	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	EPIDX	R/W	0x0	Endpoint Index

This bit field configures which endpoint is accessed when reading or writing to one of the USB controller's indexed registers. A value of 0x0 corresponds to Endpoint 0 and a value of 0xF corresponds to Endpoint 15.

Register 11: USB Test Mode (USBTEST), offset 0x00F



USBTEST is an 8-bit register that is primarily used to put the USB controller into one of the four test modes for operation described in the *USB 2.0 Specification*, in response to a SET FEATURE: USBTESTMODE command. This register is not used in normal operation.


OTG B /

Note: Only one of these bits should be set at any time.

OTG A / Host Mode

USB Test Mode (USBTEST)

Base 0x4005.0000 Offset 0x00F Type R/W, reset 0x00



Bit/Field	Name	Type	Reset	Description	
7	FORCEH	R/W	0	Force Host Mod	de

Value Description

- Forces the USB controller to enter Host mode when the SESSION bit is set, regardless of whether the USB controller is connected to any peripheral. The state of the USBODP and USBODM signals is ignored. The USB controller then remains in Host mode until the SESSION bit is cleared, even if a Device is disconnected. If the FORCEH bit remains set, the USB controller re-enters Host mode the next time the SESSION bit is set.
- No effect.

While in this mode, status of the bus connection may be read using the ${\tt DEV}$ bit of the ${\tt USBDEVCTL}$ register. The operating speed is determined from the ${\tt FORCEFS}$ bit.

6	FIFOACC	R/W1S	0	FIFO Access
				Value Description

- 1 Transfers the packet in the endpoint 0 transmit FIFO to the endpoint 0 receive FIFO.
- No effect.

This bit is cleared automatically.

5 FORCEFS R/W 0 Force Full-Speed Mode

Value Description

- Forces the USB controller into Full-Speed mode upon receiving a USB RESET.
- 0 The USB controller operates at Low Speed.

Bit/Field	Name	Туре	Reset	Description
4:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

OTG B / Device Mode

USB Test Mode (USBTEST)

Base 0x4005.0000 Offset 0x00F Type R/W, reset 0x00

	7	6	5	4	3	2	1	0	
	reserved	FIFOACC FORCEFS				reserved		1	
Type	RO	R/W1S	R/W	RO	RO	RO	RO	RO	_
Reset	Λ	0	0	0	0	0	0	Λ	

Bit/Field	Name	Туре	Reset	Description
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	FIFOACC	R/W1S	0	FIFO Access
				Value Description
				1 Transfers the packet in the endpoint 0 transmit FIFO to the endpoint 0 receive FIFO.
				0 No effect.
				This bit is cleared automatically.
5	FORCEFS	R/W	0	Force Full-Speed Mode
				Value Description
				 Forces the USB controller into Full-Speed mode upon receiving a USB RESET.
				0 The USB controller operates at Low Speed.
4:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 12: USB FIFO Endpoint 0 (USBFIFO0), offset 0x020 Register 13: USB FIFO Endpoint 1 (USBFIFO1), offset 0x024 Register 14: USB FIFO Endpoint 2 (USBFIFO2), offset 0x028 Register 15: USB FIFO Endpoint 3 (USBFIFO3), offset 0x02C Register 16: USB FIFO Endpoint 4 (USBFIFO4), offset 0x030 Register 17: USB FIFO Endpoint 5 (USBFIFO5), offset 0x034 Register 18: USB FIFO Endpoint 6 (USBFIFO6), offset 0x038 Register 19: USB FIFO Endpoint 7 (USBFIFO7), offset 0x03C Register 20: USB FIFO Endpoint 8 (USBFIFO8), offset 0x040 Register 21: USB FIFO Endpoint 9 (USBFIFO9), offset 0x044 Register 22: USB FIFO Endpoint 10 (USBFIFO10), offset 0x048 Register 23: USB FIFO Endpoint 11 (USBFIFO11), offset 0x04C Register 24: USB FIFO Endpoint 12 (USBFIFO12), offset 0x050 Register 25: USB FIFO Endpoint 13 (USBFIFO13), offset 0x054 Register 26: USB FIFO Endpoint 14 (USBFIFO14), offset 0x058 Register 27: USB FIFO Endpoint 15 (USBFIFO15), offset 0x05C

Important: This register is read-sensitive. See the register description for details.

OTG A / Host These 32-bit registers provide an address for CPU access to the FIFOs for each endpoint. Writing to these addresses loads data into the Transmit FIFO for the corresponding endpoint. Reading from these addresses unloads data from the Receive FIFO for the corresponding endpoint.

OTG B /
Device


Transfers to and from FIFOs may be 8-bit, 16-bit or 32-bit as required, and any combination of accesses is allowed provided the data accessed is contiguous. All transfers associated with one packet must be of the same width so that the data is consistently byte-, halfword- or word-aligned. However, the last transfer may contain fewer bytes than the previous transfers in order to complete an odd-byte or odd-word transfer.

Depending on the size of the FIFO and the expected maximum packet size, the FIFOs support either single-packet or double-packet buffering (see the section called "Single-Packet Buffering" on page 989). Burst writing of multiple packets is not supported as flags must be set after each packet is written.

Following a STALL response or a transmit error on endpoint 1–15, the associated FIFO is completely flushed.

USB FIFO Endpoint 0 (USBFIFO0)

Base 0x4005.0000 Offset 0x020 Type R/W, reset 0x0000.0000



Bit/Field Name Type Reset Description **EPDATA** 31:0 R/W 0x0000.0000 Endpoint Data

Writing to this register loads the data into the Transmit FIFO and reading unloads data from the Receive FIFO.

Register 28: USB Device Control (USBDEVCTL), offset 0x060



USBDEVCTL is an 8-bit register used for controlling and monitoring the USB VBUS line. If the PHY is suspended, no PHY clock is received and the VBUS is not sampled. In addition, in Host mode, **USBDEVCTL** provides the status information for the current operating mode (Host or Device) of the USB controller. If the USB controller is in Host mode, this register also indicates if a full- or low-speed Device has been connected.

USB Device Control (USBDEVCTL)

Base 0x4005.0000 Offset 0x060 Type R/W, reset 0x80

	7	6	5	4	3	2	1	0
	DEV	FSDEV	LSDEV	VB	US	HOST	HOSTREQ	SESSION
Туре	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	1	0	0	0	0	0	0	0

			-	
Bit/Field	Name	Туре	Reset	Description
7	DEV	RO	1	Device Mode
				Value Description
				0 The USB controller is operating on the OTG A side of the cable.
				1 The USB controller is operating on the OTG B side of the cable.
				Note: This value is only valid while a session is in progress.
6	FSDEV	RO	0	Full-Speed Device Detected
				Value Description
				0 A full-speed Device has not been detected on the port.
				1 A full-speed Device has been detected on the port.
5	LSDEV	RO	0	Low-Speed Device Detected
				Value Description
				0 A low-speed Device has not been detected on the port.
				1 A low-speed Device has been detected on the port.
4:3	VBUS	RO	0x0	VBUS Level
				Value Description
				0x0 Below SessionEnd VBUS is detected as under 0.5 V.
				0x1 Above SessionEnd, below AValid VBUS is detected as above 0.5 V and under 1.5 V.
				0x2 Above AValid, below VBUSValid VBUS is detected as above 1.5 V and below 4.75 V.
				0x3 Above VBUSValid VBUS is detected as above 4.75 V.

Bit/Field	Name	Туре	Reset	Description
2	HOST	RO	0	Host Mode
				Value Description The USB controller is acting as a Device. The USB controller is acting as a Host. Note: This value is only valid while a session is in progress.
1	HOSTREQ	R/W	0	Host Request Value Description 0 No effect. 1 Initiates the Host Negotiation when SUSPEND mode is entered. This bit is cleared when Host Negotiation is completed.
0	SESSION	R/W	0	Session Start/End When operating as an OTG A device: Value Description 0 When cleared by software, this bit ends a session. 1 When set by software, this bit starts a session.
				When operating as an OTG B device:

Value Description

- The USB controller has ended a session. When the USB controller is in SUSPEND mode, this bit may be cleared by software to perform a software disconnect.
- 1 The USB controller has started a session. When set by software, the Session Request Protocol is initiated.

Note: Clearing this bit when the USB controller is not suspended results in undefined behavior.

Register 29: USB Transmit Dynamic FIFO Sizing (USBTXFIFOSZ), offset 0x062 Register 30: USB Receive Dynamic FIFO Sizing (USBRXFIFOSZ), offset 0x063



These 8-bit registers allow the selected TX/RX endpoint FIFOs to be dynamically sized. **USBEPIDX** is used to configure each transmit endpoint's FIFO size.

USB Transmit Dynamic FIFO Sizing (USBTXFIFOSZ)

OTG B / Device

Bit/Field

7:5

Base 0x4005.0000 Offset 0x062 Type R/W, reset 0x00

Name

reserved

	7	6	5	4	3	2	1	0
	reserved			DPB	SIZE			
Туре	RO	RO	RO	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Type

RO

Reset

0x0

				compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	DPB	R/W	0	Double Packet Buffer Support
				Value Description
				0 Only single-packet buffering is supported.
				1 Double-packet buffering is supported.
3:0	SIZE	R/W	0x0	Max Packet Size Maximum packet size to be allowed. If DPB = 0, the FIFO also is this size; if DPB = 1, the FIFO is twice this size.

Description

Software should not rely on the value of a reserved bit. To provide

Value	Packet Size (Bytes)
0x0	8
0x1	16
0x2	32
0x3	64
0x4	128
0x5	256
0x6	512
0x7	1024
0x8	2048
0x9-0xF	Reserved

Register 31: USB Transmit FIFO Start Address (USBTXFIFOADD), offset 0x064 Register 32: USB Receive FIFO Start Address (USBRXFIFOADD), offset 0x066




USBTXFIFOADD and **USBRXFIFOADD** are 16-bit registers that control the start address of the selected transmit and receive endpoint FIFOs.

USB Transmit FIFO Start Address (USBTXFIFOADD)

OTG B / Device





Bit/Field	Name	Туре	Reset	Description
15:9	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8:0	ADDR	R/W	0x00	Transmit/Receive Start Address Start address of the endpoint FIFO.

Value	Start Address
0x0	0
0x1	8
0x2	16
0x3	24
0x4	32
0x5	40
0x6	48
0x7	56
8x0	64
0x1FF	4095

Register 33: USB Connect Timing (USBCONTIM), offset 0x07A

OTG A /


This 8-bit configuration register specifies connection and negotiation delays.

Host

USB Connect Timing (USBCONTIM)

Base 0x4005.0000
Offset 0x07A
Type R/W, reset 0x5C

OTG B /
Device



Bit/Field	Name	Туре	Reset	Description
7:4	WTCON	R/W	0x5	Connect Wait This field configures the wait required to allow for the user's connect/disconnect filter, in units of 533.3 ns. The default corresponds to 2.667 μ s.
3:0	WTID	R/W	0xC	Wait ID This field configures the delay required from the enable of the ID detection to when the ID value is valid, in units of 4.369 ms. The default corresponds to 52.43 ms.


Register 34: USB OTG VBUS Pulse Timing (USBVPLEN), offset 0x07B

OTG

This 8-bit configuration register specifies the duration of the VBUS pulsing charge.

USB OTG VBUS Pulse Timing (USBVPLEN)

Base 0x4005.0000 Offset 0x07B Type R/W, reset 0x3C



Bit/Field	Name	Type	Reset	Description
7:0	VPLEN	R/W	0x3C	VBUS Pulse Length

This field configures the duration of the VBUS pulsing charge in units of 546.1 μs . The default corresponds to 32.77 ms.


Register 35: USB Full-Speed Last Transaction to End of Frame Timing (USBFSEOF), offset 0x07D

OTG A /

This 8-bit configuration register specifies the minimum time gap allowed between the start of the last transaction and the EOF for full-speed transactions.

USB Full-Speed Last Transaction to End of Frame Timing (USBFSEOF)

OTG B / Device Base 0x4005.0000 Offset 0x07D Type R/W, reset 0x77



Bit/Field Name Type Reset Description
7:0 FSEOFG R/W 0x77 Full-Speed End-of-Frame Gap

This field is used during full-speed transactions to configure the gap between the last transaction and the End-of-Frame (EOF), in units of 533.3 ns. The default corresponds to 63.46 μs .

Register 36: USB Low-Speed Last Transaction to End of Frame Timing (USBLSEOF), offset 0x07E


OTG A /

This 8-bit configuration register specifies the minimum time gap that is to be allowed between the start of the last transaction and the EOF for low-speed transactions.

USB Low-Speed Last Transaction to End of Frame Timing (USBLSEOF)

OTG B /
Device

Base 0x4005.0000 Offset 0x07E Type R/W, reset 0x72



Bit/Field Name Type Reset Description

7:0 LSEOFG R/W 0x72 Low-Speed End-of-Frame Gap

This field is used during low-speed transactions to set the gap between the last transaction and the End-of-Frame (EOF), in units of 1.067 μ s. The default corresponds to 121.6 μ s.

Register 37: USB Transmit Functional Address Endpoint 0 (USBTXFUNCADDR0), offset 0x080

Register 38: USB Transmit Functional Address Endpoint 1 (USBTXFUNCADDR1), offset 0x088

Register 39: USB Transmit Functional Address Endpoint 2 (USBTXFUNCADDR2), offset 0x090

Register 40: USB Transmit Functional Address Endpoint 3 (USBTXFUNCADDR3), offset 0x098

Register 41: USB Transmit Functional Address Endpoint 4 (USBTXFUNCADDR4), offset 0x0A0

Register 42: USB Transmit Functional Address Endpoint 5 (USBTXFUNCADDR5), offset 0x0A8

Register 43: USB Transmit Functional Address Endpoint 6 (USBTXFUNCADDR6), offset 0x0B0

Register 44: USB Transmit Functional Address Endpoint 7 (USBTXFUNCADDR7), offset 0x0B8

Register 45: USB Transmit Functional Address Endpoint 8 (USBTXFUNCADDR8), offset 0x0C0

Register 46: USB Transmit Functional Address Endpoint 9 (USBTXFUNCADDR9), offset 0x0C8

Register 47: USB Transmit Functional Address Endpoint 10 (USBTXFUNCADDR10), offset 0x0D0

Register 48: USB Transmit Functional Address Endpoint 11 (USBTXFUNCADDR11), offset 0x0D8

Register 49: USB Transmit Functional Address Endpoint 12 (USBTXFUNCADDR12), offset 0x0E0

Register 50: USB Transmit Functional Address Endpoint 13 (USBTXFUNCADDR13), offset 0x0E8

Register 51: USB Transmit Functional Address Endpoint 14 (USBTXFUNCADDR14), offset 0x0F0


Register 52: USB Transmit Functional Address Endpoint 15 (USBTXFUNCADDR15), offset 0x0F8

OTG A / Host **USBTXFUNCADDRn** is an 8-bit read/write register that records the address of the target function to be accessed through the associated endpoint (EPn). **USBTXFUNCADDRn** must be defined for each transmit endpoint that is used.

Note: USBTXFUNCADDR0 is used for both receive and transmit for endpoint 0.

USB Transmit Functional Address Endpoint 0 (USBTXFUNCADDR0)

Base 0x4005.0000 Offset 0x080 Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:0	ADDR	R/W	0x00	Device Address Specifies the USB bus address for the target Device.

Register 53: USB Transmit Hub Address Endpoint 0 (USBTXHUBADDR0), offset 0x082

Register 54: USB Transmit Hub Address Endpoint 1 (USBTXHUBADDR1), offset 0x08A

Register 55: USB Transmit Hub Address Endpoint 2 (USBTXHUBADDR2), offset 0x092

Register 56: USB Transmit Hub Address Endpoint 3 (USBTXHUBADDR3), offset 0x09A

Register 57: USB Transmit Hub Address Endpoint 4 (USBTXHUBADDR4), offset 0x0A2

Register 58: USB Transmit Hub Address Endpoint 5 (USBTXHUBADDR5), offset 0x0AA

Register 59: USB Transmit Hub Address Endpoint 6 (USBTXHUBADDR6), offset 0x0B2

Register 60: USB Transmit Hub Address Endpoint 7 (USBTXHUBADDR7), offset 0x0BA

Register 61: USB Transmit Hub Address Endpoint 8 (USBTXHUBADDR8), offset 0x0C2

Register 62: USB Transmit Hub Address Endpoint 9 (USBTXHUBADDR9), offset 0x0CA

Register 63: USB Transmit Hub Address Endpoint 10 (USBTXHUBADDR10), offset 0x0D2

Register 64: USB Transmit Hub Address Endpoint 11 (USBTXHUBADDR11), offset 0x0DA

Register 65: USB Transmit Hub Address Endpoint 12 (USBTXHUBADDR12), offset 0x0E2

Register 66: USB Transmit Hub Address Endpoint 13 (USBTXHUBADDR13), offset 0x0EA

Register 67: USB Transmit Hub Address Endpoint 14 (USBTXHUBADDR14), offset 0x0F2


Register 68: USB Transmit Hub Address Endpoint 15 (USBTXHUBADDR15), offset 0x0FA

OTG A / Host **USBTXHUBADDRn** is an 8-bit read/write register that, like **USBTXHUBPORTn**, only must be written when a USB Device is connected to transmit endpoint EPn via a USB 2.0 hub. This register records the address of the USB 2.0 hub through which the target associated with the endpoint is accessed.

Note: USBTXHUBADDR0 is used for both receive and transmit for endpoint 0.

USB Transmit Hub Address Endpoint 0 (USBTXHUBADDR0)

Base 0x4005.0000 Offset 0x082 Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7	MULTTRAN	R/W	0	Multiple Translators
				Value Description Clear to indicate that the hub has a single transaction translator. Set to indicate that the hub has multiple transaction translators.
6:0	ADDR	R/W	0x00	Hub Address This field specifies the USB bus address for the USB 2.0 hub.

Register 69: USB Transmit Hub Port Endpoint 0 (USBTXHUBPORT0), offset 0x083

Register 70: USB Transmit Hub Port Endpoint 1 (USBTXHUBPORT1), offset 0x08B

Register 71: USB Transmit Hub Port Endpoint 2 (USBTXHUBPORT2), offset 0x093

Register 72: USB Transmit Hub Port Endpoint 3 (USBTXHUBPORT3), offset 0x09B

Register 73: USB Transmit Hub Port Endpoint 4 (USBTXHUBPORT4), offset 0x0A3

Register 74: USB Transmit Hub Port Endpoint 5 (USBTXHUBPORT5), offset 0x0AB

Register 75: USB Transmit Hub Port Endpoint 6 (USBTXHUBPORT6), offset 0x0B3

Register 76: USB Transmit Hub Port Endpoint 7 (USBTXHUBPORT7), offset 0x0BB

Register 77: USB Transmit Hub Port Endpoint 8 (USBTXHUBPORT8), offset 0x0C3

Register 78: USB Transmit Hub Port Endpoint 9 (USBTXHUBPORT9), offset 0x0CB

Register 79: USB Transmit Hub Port Endpoint 10 (USBTXHUBPORT10), offset 0x0D3

Register 80: USB Transmit Hub Port Endpoint 11 (USBTXHUBPORT11), offset 0x0DB

Register 81: USB Transmit Hub Port Endpoint 12 (USBTXHUBPORT12), offset 0x0E3

Register 82: USB Transmit Hub Port Endpoint 13 (USBTXHUBPORT13), offset 0x0EB

Register 83: USB Transmit Hub Port Endpoint 14 (USBTXHUBPORT14), offset 0x0F3

Register 84: USB Transmit Hub Port Endpoint 15 (USBTXHUBPORT15), offset 0x0FB




USBTXHUBPORTn is an 8-bit read/write register that, like **USBTXHUBADDRn**, only must be written when a full- or low-speed Device is connected to transmit endpoint EPn via a USB 2.0 hub. This register records the port of the USB 2.0 hub through which the target associated with the endpoint is accessed.

Note: USBTXHUBPORT0 is used for both receive and transmit for endpoint 0.

USB Transmit Hub Port Endpoint 0 (USBTXHUBPORT0)

Base 0x4005.0000 Offset 0x083 Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:0	PORT	R/W	0x00	Hub Port This field specifies the USB hub port number.

Register 85: USB Receive Functional Address Endpoint 1 (USBRXFUNCADDR1), offset 0x08C

Register 86: USB Receive Functional Address Endpoint 2 (USBRXFUNCADDR2), offset 0x094

Register 87: USB Receive Functional Address Endpoint 3 (USBRXFUNCADDR3), offset 0x09C

Register 88: USB Receive Functional Address Endpoint 4 (USBRXFUNCADDR4), offset 0x0A4

Register 89: USB Receive Functional Address Endpoint 5 (USBRXFUNCADDR5), offset 0x0AC

Register 90: USB Receive Functional Address Endpoint 6 (USBRXFUNCADDR6), offset 0x0B4

Register 91: USB Receive Functional Address Endpoint 7 (USBRXFUNCADDR7), offset 0x0BC

Register 92: USB Receive Functional Address Endpoint 8 (USBRXFUNCADDR8), offset 0x0C4

Register 93: USB Receive Functional Address Endpoint 9 (USBRXFUNCADDR9), offset 0x0CC

Register 94: USB Receive Functional Address Endpoint 10 (USBRXFUNCADDR10), offset 0x0D4

Register 95: USB Receive Functional Address Endpoint 11 (USBRXFUNCADDR11), offset 0x0DC

Register 96: USB Receive Functional Address Endpoint 12 (USBRXFUNCADDR12), offset 0x0E4

Register 97: USB Receive Functional Address Endpoint 13 (USBRXFUNCADDR13), offset 0x0EC

Register 98: USB Receive Functional Address Endpoint 14 (USBRXFUNCADDR14), offset 0x0F4

Register 99: USB Receive Functional Address Endpoint 15 (USBRXFUNCADDR15), offset 0x0FC


OTG A /

USBRXFUNCADDRn is an 8-bit read/write register that records the address of the target function accessed through the associated endpoint (EPn). **USBRXFUNCADDRn** must be defined for each receive endpoint that is used.

Note: USBTXFUNCADDR0 is used for both receive and transmit for endpoint 0.

USB Receive Functional Address Endpoint 1 (USBRXFUNCADDR1)

Base 0x4005.0000 Offset 0x08C Type R/W, reset 0x00



Bit/Field	Name	Type	Reset	Description
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:0	ADDR	R/W	0x00	Device Address This field specifies the USB bus address for the target Device.

Register 100: USB Receive Hub Address Endpoint 1 (USBRXHUBADDR1), offset 0x08E

Register 101: USB Receive Hub Address Endpoint 2 (USBRXHUBADDR2), offset 0x096

Register 102: USB Receive Hub Address Endpoint 3 (USBRXHUBADDR3), offset 0x09E

Register 103: USB Receive Hub Address Endpoint 4 (USBRXHUBADDR4), offset 0x0A6

Register 104: USB Receive Hub Address Endpoint 5 (USBRXHUBADDR5), offset 0x0AE

Register 105: USB Receive Hub Address Endpoint 6 (USBRXHUBADDR6), offset 0x0B6

Register 106: USB Receive Hub Address Endpoint 7 (USBRXHUBADDR7), offset 0x0BE

Register 107: USB Receive Hub Address Endpoint 8 (USBRXHUBADDR8), offset 0x0C6

Register 108: USB Receive Hub Address Endpoint 9 (USBRXHUBADDR9), offset 0x0CE

Register 109: USB Receive Hub Address Endpoint 10 (USBRXHUBADDR10), offset 0x0D6

Register 110: USB Receive Hub Address Endpoint 11 (USBRXHUBADDR11), offset 0x0DE

Register 111: USB Receive Hub Address Endpoint 12 (USBRXHUBADDR12), offset 0x0E6

Register 112: USB Receive Hub Address Endpoint 13 (USBRXHUBADDR13), offset 0x0EE

Register 113: USB Receive Hub Address Endpoint 14 (USBRXHUBADDR14), offset 0x0F6


Register 114: USB Receive Hub Address Endpoint 15 (USBRXHUBADDR15), offset 0x0FE

OTG A / Host **USBRXHUBADDRn** is an 8-bit read/write register that, like **USBRXHUBPORTn**, only must be written when a full- or low-speed Device is connected to receive endpoint EPn via a USB 2.0 hub. This register records the address of the USB 2.0 hub through which the target associated with the endpoint is accessed.

Note: USBTXHUBADDR0 is used for both receive and transmit for endpoint 0.

USB Receive Hub Address Endpoint 1 (USBRXHUBADDR1)

Base 0x4005.0000 Offset 0x08E Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7	MULTTRAN	R/W	0	Multiple Translators
				Value Description Clear to indicate that the hub has a single transaction translator. Set to indicate that the hub has multiple transaction translators.
6:0	ADDR	R/W	0x00	Hub Address This field specifies the USB bus address for the USB 2.0 hub.

Register 115: USB Receive Hub Port Endpoint 1 (USBRXHUBPORT1), offset 0x08F

Register 116: USB Receive Hub Port Endpoint 2 (USBRXHUBPORT2), offset 0x097

Register 117: USB Receive Hub Port Endpoint 3 (USBRXHUBPORT3), offset 0x09F

Register 118: USB Receive Hub Port Endpoint 4 (USBRXHUBPORT4), offset 0x0A7

Register 119: USB Receive Hub Port Endpoint 5 (USBRXHUBPORT5), offset 0x0AF

Register 120: USB Receive Hub Port Endpoint 6 (USBRXHUBPORT6), offset 0x0B7

Register 121: USB Receive Hub Port Endpoint 7 (USBRXHUBPORT7), offset 0x0BF

Register 122: USB Receive Hub Port Endpoint 8 (USBRXHUBPORT8), offset 0x0C7

Register 123: USB Receive Hub Port Endpoint 9 (USBRXHUBPORT9), offset 0x0CF

Register 124: USB Receive Hub Port Endpoint 10 (USBRXHUBPORT10), offset 0x0D7

Register 125: USB Receive Hub Port Endpoint 11 (USBRXHUBPORT11), offset 0x0DF

Register 126: USB Receive Hub Port Endpoint 12 (USBRXHUBPORT12), offset 0x0E7

Register 127: USB Receive Hub Port Endpoint 13 (USBRXHUBPORT13), offset 0x0EF

Register 128: USB Receive Hub Port Endpoint 14 (USBRXHUBPORT14), offset 0x0F7

Register 129: USB Receive Hub Port Endpoint 15 (USBRXHUBPORT15), offset 0x0FF




USBRXHUBPORTn is an 8-bit read/write register that, like **USBRXHUBADDRn**, only must be written when a full- or low-speed Device is connected to receive endpoint EPn via a USB 2.0 hub. This register records the port of the USB 2.0 hub through which the target associated with the endpoint is accessed.

Note: USBTXHUBPORT0 is used for both receive and transmit for endpoint 0.

USB Receive Hub Port Endpoint 1 (USBRXHUBPORT1)

Base 0x4005.0000 Offset 0x08F Type R/W, reset 0x00



Bit/Field	Name	Type	Reset	Description
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:0	PORT	R/W	0x00	Hub Port This field specifies the USB hub port number

Register 130: USB Maximum Transmit Data Endpoint 1 (USBTXMAXP1), offset 0x110

Register 131: USB Maximum Transmit Data Endpoint 2 (USBTXMAXP2), offset 0x120

Register 132: USB Maximum Transmit Data Endpoint 3 (USBTXMAXP3), offset 0x130

Register 133: USB Maximum Transmit Data Endpoint 4 (USBTXMAXP4), offset 0x140

Register 134: USB Maximum Transmit Data Endpoint 5 (USBTXMAXP5), offset 0x150

Register 135: USB Maximum Transmit Data Endpoint 6 (USBTXMAXP6), offset 0x160

Register 136: USB Maximum Transmit Data Endpoint 7 (USBTXMAXP7), offset 0x170

Register 137: USB Maximum Transmit Data Endpoint 8 (USBTXMAXP8), offset 0x180

Register 138: USB Maximum Transmit Data Endpoint 9 (USBTXMAXP9), offset 0x190

Register 139: USB Maximum Transmit Data Endpoint 10 (USBTXMAXP10), offset 0x1A0

Register 140: USB Maximum Transmit Data Endpoint 11 (USBTXMAXP11), offset 0x1B0

Register 141: USB Maximum Transmit Data Endpoint 12 (USBTXMAXP12), offset 0x1C0

Register 142: USB Maximum Transmit Data Endpoint 13 (USBTXMAXP13), offset 0x1D0

Register 143: USB Maximum Transmit Data Endpoint 14 (USBTXMAXP14), offset 0x1E0

Register 144: USB Maximum Transmit Data Endpoint 15 (USBTXMAXP15), offset 0x1F0

OTG A /

The **USBTXMAXPn** 16-bit register defines the maximum amount of data that can be transferred through the transmit endpoint in a single operation.

OTG B /
Device

Bits 10:0 define (in bytes) the maximum payload transmitted in a single transaction. The value set can be up to 1024 bytes but is subject to the constraints placed by the *USB Specification* on packet sizes for bulk, interrupt and isochronous transfers in full-speed operation.


The total amount of data represented by the value written to this register must not exceed the FIFO size for the transmit endpoint, and must not exceed half the FIFO size if double-buffering is required.

If this register is changed after packets have been sent from the endpoint, the transmit endpoint FIFO must be completely flushed (using the FLUSH bit in **USBTXCSRLn**) after writing the new value to this register.

Note: USBTXMAXPn must be set to an even number of bytes for proper interrupt generation in µDMA Basic Mode.

USB Maximum Transmit Data Endpoint 1 (USBTXMAXP1)

Base 0x4005.0000 Offset 0x110 Type R/W, reset 0x0000



Bit/Field	Name	Туре	Reset	Description
15:11	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10:0	MAXLOAD	R/W	0x000	Maximum Payload

This field specifies the maximum payload in bytes per transaction.

Register 145: USB Control and Status Endpoint 0 Low (USBCSRL0), offset 0x102




USBCSRL0 is an 8-bit register that provides control and status bits for endpoint 0.

OTG B /

OTG A / Host Mode

USB Control and Status Endpoint 0 Low (USBCSRL0)

Base 0x4005.0000 Offset 0x102 Type W1C, reset 0x00



Bit/Field	Name	Type	Reset	Description
Divi iciu	Name	Туре	Neset	Description
7	NAKTO	R/W	0	NAK Timeout
				Value Description
				0 No timeout.
				Indicates that endpoint 0 is halted following the receipt of NAK responses for longer than the time set by the USBNAKLMT register.
				Software must clear this bit to allow the endpoint to continue.
6	STATUS	R/W	0	STATUS Packet
				Value Description
				0 No transaction.
				1 Initiates a STATUS stage transaction. This bit must be set at the same time as the TXRDY or REQPKT bit is set.
				Setting this bit ensures that the DT bit is set in the USBCSRH0 register so that a DATA1 packet is used for the STATUS stage transaction. This bit is automatically cleared when the STATUS stage is over.
5	REQPKT	R/W	0	Request Packet
				Value Description
				0 No request.
				1 Requests an IN transaction.
				This bit is cleared when the RXRDY bit is set.

Bit/Field	Name	Туре	Reset	Description
4	ERROR	R/W	0	Error
				Value Description
				0 No error.
				Three attempts have been made to perform a transaction with no response from the peripheral. The EPO bit in the USBTXIS register is also set in this situation.
				Software must clear this bit.
3	SETUP	R/W	0	Setup Packet
				Value Description
				0 Sends an OUT token.
				Sends a SETUP token instead of an OUT token for the transaction. This bit should be set at the same time as the TXRDY bit is set.
				Setting this bit always clears the ${\tt DT}$ bit in the $\textbf{USBCSRH0}$ register to send a DATA0 packet.
2	STALLED	R/W	0	Endpoint Stalled
				Value Description
				0 No handshake has been received.
				1 A STALL handshake has been received.
				Software must clear this bit.
1	TXRDY	R/W	0	Transmit Packet Ready
				Value Description
				0 No transmit packet is ready.
				Software sets this bit after loading a data packet into the TX FIFO. The EP0 bit in the USBTXIS register is also set in this situation.
				If both the TXRDY and SETUP bits are set, a setup packet is sent. If just TXRDY is set, an OUT packet is sent.
				This bit is cleared automatically when the data packet has been transmitted.
0	RXRDY	R/W	0	Receive Packet Ready
				Value Description
				0 No received packet has been received.
				Indicates that a data packet has been received in the RX FIFO. The EPO bit in the USBTXIS register is also set in this situation.
				Software must clear this bit after the packet has been read from the


March 19, 2011 1059

FIFO to acknowledge that the data has been read from the FIFO.

OTG B / Device Mode

USB Control and Status Endpoint 0 Low (USBCSRL0)

Base 0x4005.0000 Offset 0x102 Type W1C, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7	SETENDC	W1C	0	Setup End Clear Writing a 1 to this bit clears the SETEND bit.
6	RXRDYC	W1C	0	RXRDY Clear Writing a 1 to this bit clears the RXRDY bit.
5	STALL	R/W	0	Send Stall
				Value Description
				0 No effect.
				1 Terminates the current transaction and transmits the STALL handshake.
				This bit is cleared automatically after the STALL handshake is transmitted.
4	SETEND	RO	0	Setup End
				Value Description
				O A control transaction has not ended or ended after the DATAEND bit was set.
				A control transaction has ended before the DATAEND bit has been set. The EPO bit in the USBTXIS register is also set in this situation.
				This bit is cleared by writing a 1 to the SETENDC bit.
3	DATAEND	R/W	0	Data End
				Value Description
				0 No effect.
				1 Set this bit in the following situations:
				■ When setting TXRDY for the last data packet
				 When clearing RXRDY after unloading the last data packet
				■ When setting TXRDY for a zero-length data packet

This bit is cleared automatically.

Bit/Field	Name	Туре	Reset	Description
2	STALLED	R/W	0	Endpoint Stalled
				Value Description O A STALL handshake has not been transmitted. A STALL handshake has been transmitted. Software must clear this bit.
1	TXRDY	R/W	0	Transmit Packet Ready Value Description 0 No transmit packet is ready. 1 Software sets this bit after loading an IN data packet into the TX FIFO. The EPO bit in the USBTXIS register is also set in this situation.
				This bit is cleared automatically when the data packet has been transmitted.
0	RXRDY	RO	0	 Receive Packet Ready Value Description No data packet has been received. A data packet has been received. The EPO bit in the USBTXIS

register is also set in this situation. This bit is cleared by writing a 1 to the ${\tt RXRDYC}$ bit.

Register 146: USB Control and Status Endpoint 0 High (USBCSRH0), offset 0x103

OTG A /

USBSR0H is an 8-bit register that provides control and status bits for endpoint 0.




OTG A / Host Mode

USB Control and Status Endpoint 0 High (USBCSRH0)

Base 0x4005.0000 Offset 0x103 Type W1C, reset 0x00

1062



Bit/Field	Name	Туре	Reset	Description
7:3	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	DTWE	R/W	0	Data Toggle Write Enable
				Value Description
				0 The DT bit cannot be written.
				1 Enables the current state of the endpoint 0 data toggle to be written (see DT bit).
				This bit is automatically cleared once the new value is written.
1	DT	R/W	0	Data Toggle
·				When read, this bit indicates the current state of the endpoint 0 data toggle.
				If DTWE is set, this bit may be written with the required setting of the data

toggle. If \mathtt{DTWE} is Low, this bit cannot be written. Care should be taken when writing to this bit as it should only be changed to RESET USB

March 19, 2011

endpoint 0.

Bit/Field	Name	Type	Reset	Description
0	FLUSH	R/W	0	Flush FIFO

Value Description

- No effect.
- 1 Flushes the next packet to be transmitted/read from the endpoint 0 FIFO. The FIFO pointer is reset and the TXRDY/RXRDY bit is cleared.


This bit is automatically cleared after the flush is performed.

Important: This bit should only be set when TXRDY/RXRDY is set. At other times, it may cause data to be corrupted.

OTG B / Device Mode

USB Control and Status Endpoint 0 High (USBCSRH0)

Base 0x4005.0000 Offset 0x103 Type W1C, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	FLUSH	R/W	0	Flush FIFO

Value Description

- 0 No effect.
- Flushes the next packet to be transmitted/read from the endpoint 0 FIFO. The FIFO pointer is reset and the TXRDY/RXRDY bit is cleared.

This bit is automatically cleared after the flush is performed.

Important: This bit should only be set when TXRDY/RXRDY is set.

At other times, it may cause data to be corrupted.

Register 147: USB Receive Byte Count Endpoint 0 (USBCOUNT0), offset 0x108




USBCOUNT0 is an 8-bit read-only register that indicates the number of received data bytes in the endpoint 0 FIFO. The value returned changes as the contents of the FIFO change and is only valid while the RXRDY bit is set.

OTG B / Device

USB Receive Byte Count Endpoint 0 (USBCOUNT0)

Base 0x4005.0000 Offset 0x108 Type RO, reset 0x00



Bit/Field	Name	Type	Reset	Description
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:0	COUNT	RO	0x00	FIFO Count

 ${\tt COUNT}$ is a read-only value that indicates the number of received data bytes in the endpoint 0 FIFO.

Register 148: USB Type Endpoint 0 (USBTYPE0), offset 0x10A




This is an 8-bit register that must be written with the operating speed of the targeted Device being communicated with using endpoint 0.

USB Type Endpoint 0 (USBTYPE0)

Base 0x4005.0000

Offset 0x10A Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description	
7:6	SPEED	R/W	0x0	Operating Speed This field specifies the operating speed of the target Device. If selecte the target is assumed to have the same connection speed as the US controller.	
				Value Description	
				0x0 - 0x1 Reserved	
				0x2 Full	
				0x3 Low	
5:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be	

preserved across a read-modify-write operation.

Register 149: USB NAK Limit (USBNAKLMT), offset 0x10B




USBNAKLMT is an 8-bit register that sets the number of frames after which endpoint 0 should time out on receiving a stream of NAK responses. (Equivalent settings for other endpoints can be made through their **USBTXINTERVALn** and **USBRXINTERVALn** registers.)

The number of frames selected is $2^{(m-1)}$ (where m is the value set in the register, with valid values of 2–16). If the Host receives NAK responses from the target for more frames than the number represented by the limit set in this register, the endpoint is halted.

Note: A value of 0 or 1 disables the NAK timeout function.

USB NAK Limit (USBNAKLMT)

Base 0x4005.0000 Offset 0x10B Type R/W, reset 0x00



Bit/Field	Name	Type	Reset	Description
7:5	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4:0	NAKLMT	R/W	0x0	EPO NAK Limit

This field specifies the number of frames after receiving a stream of NAK responses.

Register 150: USB Transmit Control and Status Endpoint 1 Low (USBTXCSRL1), offset 0x112

Register 151: USB Transmit Control and Status Endpoint 2 Low (USBTXCSRL2), offset 0x122

Register 152: USB Transmit Control and Status Endpoint 3 Low (USBTXCSRL3), offset 0x132

Register 153: USB Transmit Control and Status Endpoint 4 Low (USBTXCSRL4), offset 0x142

Register 154: USB Transmit Control and Status Endpoint 5 Low (USBTXCSRL5), offset 0x152

Register 155: USB Transmit Control and Status Endpoint 6 Low (USBTXCSRL6), offset 0x162

Register 156: USB Transmit Control and Status Endpoint 7 Low (USBTXCSRL7), offset 0x172

Register 157: USB Transmit Control and Status Endpoint 8 Low (USBTXCSRL8), offset 0x182

Register 158: USB Transmit Control and Status Endpoint 9 Low (USBTXCSRL9), offset 0x192

Register 159: USB Transmit Control and Status Endpoint 10 Low (USBTXCSRL10), offset 0x1A2

Register 160: USB Transmit Control and Status Endpoint 11 Low (USBTXCSRL11), offset 0x1B2

Register 161: USB Transmit Control and Status Endpoint 12 Low (USBTXCSRL12), offset 0x1C2

Register 162: USB Transmit Control and Status Endpoint 13 Low (USBTXCSRL13), offset 0x1D2

Register 163: USB Transmit Control and Status Endpoint 14 Low (USBTXCSRL14), offset 0x1E2

Register 164: USB Transmit Control and Status Endpoint 15 Low (USBTXCSRL15), offset 0x1F2


OTG A / Host **USBTXCSRLn** is an 8-bit register that provides control and status bits for transfers through the currently selected transmit endpoint.

OTG B /
Device

OTG A / Host Mode

USB Transmit Control and Status Endpoint 1 Low (USBTXCSRL1)

Base 0x4005.0000 Offset 0x112 Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7	NAKTO	R/W	0	NAK Timeout
				Value Description
				0 No timeout.
				Bulk endpoints only: Indicates that the transmit endpoint is halted following the receipt of NAK responses for longer than the time set by the NAKLMT field in the USBTXINTERVALn register. Software must clear this bit to allow the endpoint to continue.
6	CLRDT	R/W	0	Clear Data Toggle Writing a 1 to this bit clears the DT bit in the USBTXCSRHn register.
5	STALLED	R/W	0	Endpoint Stalled
				Value Description
				0 A STALL handshake has not been received.
				Indicates that a STALL handshake has been received. When this bit is set, any μDMA request that is in progress is stopped, the FIFO is completely flushed, and the TXRDY bit is cleared.
				Software must clear this bit.
4	SETUP	R/W	0	Setup Packet
				Value Description
				0 No SETTIP token is sent

- 0 No SETUP token is sent.
- Sends a SETUP token instead of an OUT token for the transaction. This bit should be set at the same time as the TXRDY bit is set.

Note: Setting this bit also clears the ${\tt DT}$ bit in the USBTXCSRHn register.


Bit/Field	Name	Туре	Reset	Description
3	FLUSH	R/W	0	Flush FIFO
				 Value Description No effect. Flushes the latest packet from the endpoint transmit FIFO. The FIFO pointer is reset and the TXRDY bit is cleared. The EPn bit in the USBTXIS register is also set in this situation. This bit may be set simultaneously with the TXRDY bit to abort the packet that is currently being loaded into the FIFO. Note that if the FIFO is double-buffered, FLUSH may have to be set twice to completely clear the FIFO.
				Important: This bit should only be set when the TXRDY bit is set. At other times, it may cause data to be corrupted.
2	ERROR	R/W	0	Error
				Value Description
				0 No error.
				Three attempts have been made to send a packet and no handshake packet has been received. The TXRDY bit is cleared, the EPn bit in the USBTXIS register is set, and the FIFO is completely flushed in this situation.
				Software must clear this bit.
				Note: This is valid only when the endpoint is operating in Bulk or Interrupt mode.
1	FIFONE	R/W	0	FIFO Not Empty
				Value Description
				0 The FIFO is empty.
				1 At least one packet is in the transmit FIFO.
0	TXRDY	R/W	0	Transmit Packet Ready
				Value Description
				0 No transmit packet is ready.
				 Software sets this bit after loading a data packet into the TX FIFO.
				This hit is always deutematically when a data packet has been

This bit is cleared automatically when a data packet has been transmitted. The \mathtt{EPn} bit in the **USBTXIS** register is also set at this point. \mathtt{TXRDY} is also automatically cleared prior to loading a second packet into a double-buffered FIFO.

OTG B / Device Mode

USB Transmit Control and Status Endpoint 1 Low (USBTXCSRL1)

Base 0x4005.0000 Offset 0x112 Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	CLRDT	R/W	0	Clear Data Toggle Writing a 1 to this bit clears the DT bit in the USBTXCSRHn register.
5	STALLED	R/W	0	Endpoint Stalled
4	STALL	R/W	0	Value Description O A STALL handshake has not been transmitted. 1 A STALL handshake has been transmitted. The FIFO is flushed and the TXRDY bit is cleared. Software must clear this bit. Send STALL Value Description O No effect. 1 Issues a STALL handshake to an IN token. Software clears this bit to terminate the STALL condition. Note: This bit has no effect in isochronous transfers.
3	FLUSH	R/W	0	Flush FIFO

Value Description

0 No effect.

1 Flushes the latest packet from the endpoint transmit FIFO. The FIFO pointer is reset and the TXRDY bit is cleared. The EPn bit in the **USBTXIS** register is also set in this situation.

This bit may be set simultaneously with the <code>TXRDY</code> bit to abort the packet that is currently being loaded into the FIFO. Note that if the FIFO is double-buffered, <code>FLUSH</code> may have to be set twice to completely clear the FIFO.

Important: This bit should only be set when the TXRDY bit is set. At other times, it may cause data to be corrupted.

Bit/Field	Name	Туре	Reset	Description
2	UNDRN	R/W	0	Underrun
				Value Description 0 No underrun.
				1 An IN token has been received when TXRDY is not set.
				Software must clear this bit.
1	FIFONE	R/W	0	FIFO Not Empty
				Value Description
				0 The FIFO is empty.
				1 At least one packet is in the transmit FIFO.
0	TXRDY	R/W	0	Transmit Packet Ready
				Value Description
				0 No transmit packet is ready.
				Software sets this bit after loading a data packet into the TX

FIFO.

This bit is cleared automatically when a data packet has been transmitted. The \mathtt{EPn} bit in the **USBTXIS** register is also set at this point. \mathtt{TXRDY} is also automatically cleared prior to loading a second packet into a double-buffered FIFO.

Register 165: USB Transmit Control and Status Endpoint 1 High (USBTXCSRH1), offset 0x113

Register 166: USB Transmit Control and Status Endpoint 2 High (USBTXCSRH2), offset 0x123

Register 167: USB Transmit Control and Status Endpoint 3 High (USBTXCSRH3), offset 0x133

Register 168: USB Transmit Control and Status Endpoint 4 High (USBTXCSRH4), offset 0x143

Register 169: USB Transmit Control and Status Endpoint 5 High (USBTXCSRH5), offset 0x153

Register 170: USB Transmit Control and Status Endpoint 6 High (USBTXCSRH6), offset 0x163

Register 171: USB Transmit Control and Status Endpoint 7 High (USBTXCSRH7), offset 0x173

Register 172: USB Transmit Control and Status Endpoint 8 High (USBTXCSRH8), offset 0x183

Register 173: USB Transmit Control and Status Endpoint 9 High (USBTXCSRH9), offset 0x193

Register 174: USB Transmit Control and Status Endpoint 10 High (USBTXCSRH10), offset 0x1A3

Register 175: USB Transmit Control and Status Endpoint 11 High (USBTXCSRH11), offset 0x1B3

Register 176: USB Transmit Control and Status Endpoint 12 High (USBTXCSRH12), offset 0x1C3

Register 177: USB Transmit Control and Status Endpoint 13 High (USBTXCSRH13), offset 0x1D3

Register 178: USB Transmit Control and Status Endpoint 14 High (USBTXCSRH14), offset 0x1E3

Register 179: USB Transmit Control and Status Endpoint 15 High (USBTXCSRH15), offset 0x1F3

OTG A /

USBTXCSRHn is an 8-bit register that provides additional control for transfers through the currently selected transmit endpoint.


OTG B /
Device

Texas Instruments-Advance Information

OTG A / Host Mode

USB Transmit Control and Status Endpoint 1 High (USBTXCSRH1)

Base 0x4005.0000 Offset 0x113 Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7	AUTOSET	R/W	0	Auto Set
				Value Description
				The TXRDY bit must be set manually.
				Enables the TXRDY bit to be automatically set when data of the maximum packet size (value in USBTXMAXPn) is loaded into the transmit FIFO. If a packet of less than the maximum packet size is loaded, then the TXRDY bit must be set manually.
6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	MODE	R/W	0	Mode
				Value Description
				0 Enables the endpoint direction as RX.
				1 Enables the endpoint direction as TX.
				Note: This bit only has an effect when the same endpoint FIFO is used for both transmit and receive transactions.
4	DMAEN	R/W	0	DMA Request Enable
				Value Description
				0 Disables the μDMA request for the transmit endpoint.
				1 Enables the μDMA request for the transmit endpoint.
				Note: 3 TX and 3 /RX endpoints can be connected to the µDMA module. If this bit is set for a particular endpoint, the DMAATX, DMABTX, or DMACTX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly.
3	FDT	R/W	0	Force Data Toggle
				Value Description
				0 No effect.

March 19, 2011 1073

endpoints.

1


Forces the endpoint \mathtt{DT} bit to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK was received. This bit can be used by interrupt transmit endpoints that are used to communicate rate feedback for isochronous

Bit/Field	Name	Туре	Reset	Description
2	DMAMOD	R/W	0	DMA Request Mode
				Value Description
				0 An interrupt is generated after every μDMA packet transfer.
				1 An interrupt is generated only after the entire μDMA transfer is complete.
				Note: This bit must not be cleared either before or in the same cycle as the above DMAEN bit is cleared.
1	DTWE	R/W	0	Data Toggle Write Enable
				Value Description
				0 The DT bit cannot be written.
				1 Enables the current state of the transmit endpoint data to be written (see DT bit).
				This bit is automatically cleared once the new value is written.
0	DT	R/W	0	Data Toggle When read, this bit indicates the current state of the transmit endpoint data toggle. If DTWE is High, this bit may be written with the required setting of the
				data toggle. If DTWE is Low, any value written to this bit is ignored. Care

OTG B / Device Mode

USB Transmit Control and Status Endpoint 1 High (USBTXCSRH1)

Base 0x4005.0000 Offset 0x113 Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7	AUTOSET	R/W	0	Auto Set

Value Description

RESET the transmit endpoint.

- 0 The TXRDY bit must be set manually.
- 1 Enables the TXRDY bit to be automatically set when data of the maximum packet size (value in **USBTXMAXPn**) is loaded into the transmit FIFO. If a packet of less than the maximum packet size is loaded, then the TXRDY bit must be set manually.

should be taken when writing to this bit as it should only be changed to

Bit/Field	Name	Туре	Reset	Description
6	ISO	R/W	0	Isochronous Transfers
				Value Description 0 Enables the transmit endpoint for bulk or interrupt transfers. 1 Enables the transmit endpoint for isochronous transfers.
5	MODE	R/W	0	Mode
				Value Description 0 Enables the endpoint direction as RX.
				0 Enables the endpoint direction as RX.1 Enables the endpoint direction as TX.
				Note: This bit only has an effect where the same endpoint FIFO is used for both transmit and receive transactions.
4	DMAEN	R/W	0	DMA Request Enable
				Value Description
				0 Disables the μDMA request for the transmit endpoint.
				1 Enables the μDMA request for the transmit endpoint.
				Note: 3 TX and 3 RX endpoints can be connected to the μDMA module. If this bit is set for a particular endpoint, the DMAATX, DMABTX, or DMACTX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly.
3	FDT	R/W	0	Force Data Toggle
				Value Description
				0 No effect.
				Forces the endpoint DT bit to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK was received. This bit can be used by interrupt transmit endpoints that are used to communicate rate feedback for isochronous endpoints.
2	DMAMOD	R/W	0	DMA Request Mode
				Value Description
				0 An interrupt is generated after every μDMA packet transfer.
				1 An interrupt is generated only after the entire μDMA transfer is complete.
				Note: This bit must not be cleared either before or in the same cycle as the above DMAEN bit is cleared.
1:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 180: USB Maximum Receive Data Endpoint 1 (USBRXMAXP1), offset 0x114

Register 181: USB Maximum Receive Data Endpoint 2 (USBRXMAXP2), offset 0x124

Register 182: USB Maximum Receive Data Endpoint 3 (USBRXMAXP3), offset 0x134

Register 183: USB Maximum Receive Data Endpoint 4 (USBRXMAXP4), offset 0x144

Register 184: USB Maximum Receive Data Endpoint 5 (USBRXMAXP5), offset 0x154

Register 185: USB Maximum Receive Data Endpoint 6 (USBRXMAXP6), offset 0x164

Register 186: USB Maximum Receive Data Endpoint 7 (USBRXMAXP7), offset 0x174

Register 187: USB Maximum Receive Data Endpoint 8 (USBRXMAXP8), offset 0x184

Register 188: USB Maximum Receive Data Endpoint 9 (USBRXMAXP9), offset 0x194

Register 189: USB Maximum Receive Data Endpoint 10 (USBRXMAXP10), offset 0x1A4

Register 190: USB Maximum Receive Data Endpoint 11 (USBRXMAXP11), offset 0x1B4

Register 191: USB Maximum Receive Data Endpoint 12 (USBRXMAXP12), offset 0x1C4

Register 192: USB Maximum Receive Data Endpoint 13 (USBRXMAXP13), offset 0x1D4

Register 193: USB Maximum Receive Data Endpoint 14 (USBRXMAXP14), offset 0x1E4

Register 194: USB Maximum Receive Data Endpoint 15 (USBRXMAXP15), offset 0x1F4

OTG A /

The **USBRXMAXPn** is a 16-bit register which defines the maximum amount of data that can be transferred through the selected receive endpoint in a single operation.

OTG B /


Bits 10:0 define (in bytes) the maximum payload transmitted in a single transaction. The value set can be up to 1024 bytes but is subject to the constraints placed by the *USB Specification* on packet sizes for bulk, interrupt and isochronous transfers in full-speed operations.

The total amount of data represented by the value written to this register must not exceed the FIFO size for the receive endpoint, and must not exceed half the FIFO size if double-buffering is required.

Note: USBRXMAXPn must be set to an even number of bytes for proper interrupt generation in µDMA Basic mode.

USB Maximum Receive Data Endpoint 1 (USBRXMAXP1)

Base 0x4005.0000 Offset 0x114 Type R/W, reset 0x0000



Bit/Field	Name	Туре	Reset	Description
15:11	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10:0	MAXLOAD	R/W	0x000	Maximum Payload The maximum payload in bytes per transaction.

Register 195: USB Receive Control and Status Endpoint 1 Low (USBRXCSRL1), offset 0x116

Register 196: USB Receive Control and Status Endpoint 2 Low (USBRXCSRL2), offset 0x126

Register 197: USB Receive Control and Status Endpoint 3 Low (USBRXCSRL3), offset 0x136

Register 198: USB Receive Control and Status Endpoint 4 Low (USBRXCSRL4), offset 0x146

Register 199: USB Receive Control and Status Endpoint 5 Low (USBRXCSRL5), offset 0x156

Register 200: USB Receive Control and Status Endpoint 6 Low (USBRXCSRL6), offset 0x166

Register 201: USB Receive Control and Status Endpoint 7 Low (USBRXCSRL7), offset 0x176

Register 202: USB Receive Control and Status Endpoint 8 Low (USBRXCSRL8), offset 0x186

Register 203: USB Receive Control and Status Endpoint 9 Low (USBRXCSRL9), offset 0x196

Register 204: USB Receive Control and Status Endpoint 10 Low (USBRXCSRL10), offset 0x1A6

Register 205: USB Receive Control and Status Endpoint 11 Low (USBRXCSRL11), offset 0x1B6

Register 206: USB Receive Control and Status Endpoint 12 Low (USBRXCSRL12), offset 0x1C6

Register 207: USB Receive Control and Status Endpoint 13 Low (USBRXCSRL13), offset 0x1D6

Register 208: USB Receive Control and Status Endpoint 14 Low (USBRXCSRL14), offset 0x1E6

Register 209: USB Receive Control and Status Endpoint 15 Low (USBRXCSRL15), offset 0x1F6

OTG A /


USBRXCSRLn is an 8-bit register that provides control and status bits for transfers through the currently selected receive endpoint.

OTG B /

OTG A / Host Mode

USB Receive Control and Status Endpoint 1 Low (USBRXCSRL1)

Base 0x4005.0000 Offset 0x116 Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7	CLRDT	W1C	0	Clear Data Toggle Writing a 1 to this bit clears the DT bit in the USBRXCSRHn register.
6	STALLED	R/W	0	Endpoint Stalled
				 Value Description A STALL handshake has not been received. A STALL handshake has been received. The EPn bit in the USBRXIS register is also set.
5	REQPKT	R/W	0	Request Packet Value Description 0 No request. 1 Requests an IN transaction. This bit is cleared when RXRDY is set.
4	FLUSH	R/W	0	Flush FIFO

Value Description

0 No effect.

Flushes the next packet to be read from the endpoint receive FIFO. The FIFO pointer is reset and the RXRDY bit is cleared.

Note that if the FIFO is double-buffered, ${\tt FLUSH}$ may have to be set twice to completely clear the FIFO.

Important: This bit should only be set when the RXRDY bit is set. At other times, it may cause data to be corrupted.


Bit/Field	Name	Туре	Reset	Description
3	DATAERR / NAKTO	R/W	0	Data Error / NAK Timeout
				Value Description
				0 Normal operation.
				1 Isochronous endpoints only: Indicates that RXRDY is set and the data packet has a CRC or bit-stuff error. This bit is cleared when RXRDY is cleared.
				Bulk endpoints only: Indicates that the receive endpoint is halted following the receipt of NAK responses for longer than the time set by the NAKLMT field in the USBRXINTERVALn register. Software must clear this bit to allow the endpoint to continue.
2	ERROR	R/W	0	Error
				Value Description
				0 No error.
				Three attempts have been made to receive a packet and no data packet has been received. The EPn bit in the USBRXIS register is set in this situation.
				Software must clear this bit.
				Note: This bit is only valid when the receive endpoint is operating in Bulk or Interrupt mode. In Isochronous mode, it always returns zero.
1	FULL	RO	0	FIFO Full
				Value Description
				0 The receive FIFO is not full.
				1 No more packets can be loaded into the receive FIFO.
0	RXRDY	R/W	0	Receive Packet Ready
				Value Description
				0 No data packet has been received.
				A data packet has been received. The EPn bit in the USBRXIS register is also set in this situation.
				If the AUTOCLR bit in the USBRXCSRHn register is set, then the this bit

If the AUTOCLR bit in the **USBRXCSRHn** register is set, then the this bit is automatically cleared when a packet of **USBRXMAXPn** bytes has been unloaded from the receive FIFO. If the AUTOCLR bit is clear, or if packets of less than the maximum packet size are unloaded, then software must clear this bit manually when the packet has been unloaded from the receive FIFO.

OTG B / Device Mode

USB Receive Control and Status Endpoint 1 Low (USBRXCSRL1)

Base 0x4005.0000 Offset 0x116 Type R/W, reset 0x00



Bit/Field	Name	Type	Reset	Description
7	CLRDT	W1C	0	Clear Data Toggle Writing a 1 to this bit clears the DT bit in the USBRXCSRHn register.
6	STALLED	R/W	0	Endpoint Stalled
5	STALL	R/W	0	Value Description O A STALL handshake has not been transmitted. 1 A STALL handshake has been transmitted. Software must clear this bit. Send STALL Value Description O No effect. 1 Issues a STALL handshake. Software must clear this bit to terminate the STALL condition. Note: This bit has no effect where the endpoint is being used for isochronous transfers.
4	FLUSH	R/W	0	Flush FIFO Value Description
				-

0 No effect.

1 Flushes the next packet from the endpoint receive FIFO. The FIFO pointer is reset and the RXRDY bit is cleared.

The CPU writes a 1 to this bit to flush the next packet to be read from the endpoint receive FIFO. The FIFO pointer is reset and the RXRDY bit is cleared. Note that if the FIFO is double-buffered, FLUSH may have to be set twice to completely clear the FIFO.

Important: This bit should only be set when the RXRDY bit is set. At other times, it may cause data to be corrupted.

Bit/Field	Name	Туре	Reset	Description
3	DATAERR	RO	0	Data Error
				Value Description
				0 Normal operation.
				Indicates that RXRDY is set and the data packet has a CRC or bit-stuff error.
				This bit is cleared when RXRDY is cleared.
				Note: This bit is only valid when the endpoint is operating in Isochronous mode. In Bulk mode, it always returns zero.
2	OVER	R/W	0	Overrun
				Value Description
				0 No overrun error.
				Indicates that an OUT packet cannot be loaded into the receive FIFO.
				Software must clear this bit.
				Note: This bit is only valid when the endpoint is operating in Isochronous mode. In Bulk mode, it always returns zero.
1	FULL	RO	0	FIFO Full
				Value Description
				0 The receive FIFO is not full.
				1 No more packets can be loaded into the receive FIFO.
0	RXRDY	R/W	0	Receive Packet Ready
				Value Description
				No data packet has been received.
				1 A data packet has been received. The EPn bit in the USBRXIS register is also set in this situation.
				If the AUTOCLR bit in the USBRXCSRHn register is set, then the this bit

If the AUTOCLR bit in the **USBRXCSRHn** register is set, then the this bit is automatically cleared when a packet of **USBRXMAXPn** bytes has been unloaded from the receive FIFO. If the AUTOCLR bit is clear, or if packets of less than the maximum packet size are unloaded, then software must clear this bit manually when the packet has been unloaded from the receive FIFO.

Register 210: USB Receive Control and Status Endpoint 1 High (USBRXCSRH1), offset 0x117

Register 211: USB Receive Control and Status Endpoint 2 High (USBRXCSRH2), offset 0x127

Register 212: USB Receive Control and Status Endpoint 3 High (USBRXCSRH3), offset 0x137

Register 213: USB Receive Control and Status Endpoint 4 High (USBRXCSRH4), offset 0x147

Register 214: USB Receive Control and Status Endpoint 5 High (USBRXCSRH5), offset 0x157

Register 215: USB Receive Control and Status Endpoint 6 High (USBRXCSRH6), offset 0x167

Register 216: USB Receive Control and Status Endpoint 7 High (USBRXCSRH7), offset 0x177

Register 217: USB Receive Control and Status Endpoint 8 High (USBRXCSRH8), offset 0x187

Register 218: USB Receive Control and Status Endpoint 9 High (USBRXCSRH9), offset 0x197

Register 219: USB Receive Control and Status Endpoint 10 High (USBRXCSRH10), offset 0x1A7

Register 220: USB Receive Control and Status Endpoint 11 High (USBRXCSRH11), offset 0x1B7

Register 221: USB Receive Control and Status Endpoint 12 High (USBRXCSRH12), offset 0x1C7

Register 222: USB Receive Control and Status Endpoint 13 High (USBRXCSRH13), offset 0x1D7

Register 223: USB Receive Control and Status Endpoint 14 High (USBRXCSRH14), offset 0x1E7

Register 224: USB Receive Control and Status Endpoint 15 High (USBRXCSRH15), offset 0x1F7


OTG A / Host **USBRXCSRHn** is an 8-bit register that provides additional control and status bits for transfers through the currently selected receive endpoint.

OTG B /

OTG A / Host Mode

USB Receive Control and Status Endpoint 1 High (USBRXCSRH1)

Base 0x4005.0000 Offset 0x117 Type R/W, reset 0x00



of USBRXMAXPn bytes has been unloaded from the rece FIFO. When packets of less than the maximum packet size unloaded, RXRDY must be cleared manually. Care must be t when using μDMA to unload the receive FIFO as data is r from the receive FIFO in 4 byte chunks regardless of the v of the MAXLOAD field in the USBRXMAXPn register, see "I Operation" on page 998. 6 AUTORQ R/W 0 Auto Request Value Description 0 No effect. 1 Enables the REQPKT bit to be automatically set when the R2 bit is cleared. Note: This bit is automatically cleared when a short packet is received. 5 DMAEN R/W 0 DMA Request Enable Value Description 0 Disables the μDMA request for the receive endpoint. 1 Enables the μDMA request for the receive endpoint. Note: 3 TX and 3 RX endpoints can be connected to the μDMA	eset	0 0	0 0 0	0	0	0
Value Description	Bi	t/Field	Name	Туре	Reset	Description
0 No effect. 1 Enables the RXRDY bit to be automatically cleared when a por of USBRXMAXPn bytes has been unloaded from the receive FIFO. When packets of less than the maximum packet sizu unloaded, RXRDY must be cleared manually. Care must be to when using μDMA to unload the receive FIFO as data is from the receive FIFO in 4 byte chunks regardless of the vof the MAXLOAD field in the USBRXMAXPn register, see "Operation" on page 998. 6 AUTORQ R/W 0 Auto Request Value Description 0 No effect. 1 Enables the REQPKT bit to be automatically set when the RED bit is cleared. Note: This bit is automatically cleared when a short packet is received. 5 DMAEN R/W 0 DMA Request Enable Value Description 0 Disables the μDMA request for the receive endpoint. 1 Enables the μDMA request for the receive endpoint. Note: 3 TX and 3 RX endpoints can be connected to the μDM module. If this bit is set for a particular endpoint, the DM DMARRX, or DMARQX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly. 4 PIDERR RO 0 PID Error Value Description		7	AUTOCL	R/W	0	Auto Clear
1 Enables the RXRDY bit to be automatically cleared when a prof USBRXMAXPn bytes has been unloaded from the receive FIFO. When packets of less than the maximum packet six unloaded, RXRDY must be cleared manually. Care must bet when using µDMA to unload the receive FIFO as data is from the RXDOAD field in the USBRXMAXPn register, see "Operation" on page 998. 6 AUTORQ R/W 0 Auto Request Value Description 0 No effect. 1 Enables the REQPKT bit to be automatically set when the RX bit is cleared. Note: This bit is automatically cleared when a short packet is received. 5 DMAEN R/W 0 DMA Request Enable Value Description 0 Disables the µDMA request for the receive endpoint. 1 Enables the µDMA request for the receive endpoint. Note: 3 TX and 3 RX endpoints can be connected to the µDM module. If this bit is set for a particular endpoint, the DMX DMABRX, or DMACRX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly. 4 PIDERR RO 0 PID Error Value Description						Value Description
of USBRXMAXPn bytes has been unloaded from the recci FIFO. When packets of less than the maximum packet siz unloaded, RXRDY must be cleared manually. Care must be t when using µDMA to unload the receive FIFO as data is r from the receive FIFO in 4 byte chunks regardless of the v of the MAXLOAD field in the USBRXMAXPn register, see "I Operation" on page 998. 6 AUTORQ R/W 0 Auto Request Value Description 0 No effect. 1 Enables the REQPKT bit to be automatically set when the RI bit is cleared. Note: This bit is automatically cleared when a short packet is received. 5 DMAEN R/W 0 DMA Request Enable Value Description 0 Disables the µDMA request for the receive endpoint. 1 Enables the µDMA request for the receive endpoint. Note: 3 TX and 3 RX endpoints can be connected to the µDM DMABRX, or DMACRX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly. 4 PIDERR RO 0 PID Error Value Description						0 No effect.
Value Description 0 No effect. 1 Enables the REQPKT bit to be automatically set when the Rabit is cleared. Note: This bit is automatically cleared when a short packet is received. 5 DMAEN R/W 0 DMA Request Enable Value Description 0 Disables the μDMA request for the receive endpoint. 1 Enables the μDMA request for the receive endpoint. Note: 3 TX and 3 RX endpoints can be connected to the μDM module. If this bit is set for a particular endpoint, the DMA DMABRX, or DMACRX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly. 4 PIDERR RO 0 PID Error Value Description						of USBRXMAXPn bytes has been unloaded from the receive FIFO. When packets of less than the maximum packet size are unloaded, RXRDY must be cleared manually. Care must be taken when using μDMA to unload the receive FIFO as data is read from the receive FIFO in 4 byte chunks regardless of the value of the MAXLOAD field in the USBRXMAXPn register, see "DMA
0 No effect. 1 Enables the REQPKT bit to be automatically set when the RED bit is cleared. Note: This bit is automatically cleared when a short packet is received. 5 DMAEN R/W 0 DMA Request Enable Value Description 0 Disables the μDMA request for the receive endpoint. 1 Enables the μDMA request for the receive endpoint. Note: 3 TX and 3 RX endpoints can be connected to the μDM module. If this bit is set for a particular endpoint, the DMA DMABRX, or DMACRX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly. 4 PIDERR RO 0 PID Error Value Description		6	AUTORQ	R/W	0	Auto Request
1 Enables the REQPRT bit to be automatically set when the RED bit is cleared. Note: This bit is automatically cleared when a short packet is received. 5 DMAEN R/W 0 DMA Request Enable Value Description 0 Disables the μDMA request for the receive endpoint. 1 Enables the μDMA request for the receive endpoint. Note: 3 TX and 3 RX endpoints can be connected to the μDM module. If this bit is set for a particular endpoint, the DMA DMABRX, or DMACRX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly. 4 PIDERR RO 0 PID Error Value Description						Value Description
bit is cleared. Note: This bit is automatically cleared when a short packet is received. 5 DMAEN R/W 0 DMA Request Enable Value Description 0 Disables the µDMA request for the receive endpoint. 1 Enables the µDMA request for the receive endpoint. Note: 3 TX and 3 RX endpoints can be connected to the µDM module. If this bit is set for a particular endpoint, the DMA DMABRX, or DMACRX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly. 4 PIDERR RO 0 PID Error Value Description						0 No effect.
received. 5 DMAEN R/W 0 DMA Request Enable Value Description 0 Disables the μDMA request for the receive endpoint. 1 Enables the μDMA request for the receive endpoint. Note: 3 TX and 3 RX endpoints can be connected to the μDM module. If this bit is set for a particular endpoint, the DMZ DMABRX, or DMACRX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly. 4 PIDERR RO 0 PID Error Value Description						~ · · · · · ~ · · · · · · · · · · · · ·
Value Description 0 Disables the μDMA request for the receive endpoint. 1 Enables the μDMA request for the receive endpoint. Note: 3 TX and 3 RX endpoints can be connected to the μDM module. If this bit is set for a particular endpoint, the DMA DMABRX, or DMACRX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly. 4 PIDERR RO 0 PID Error Value Description						,
0 Disables the μDMA request for the receive endpoint. 1 Enables the μDMA request for the receive endpoint. Note: 3 TX and 3 RX endpoints can be connected to the μDM module. If this bit is set for a particular endpoint, the DM2 DMABRX, or DMACRX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly. 4 PIDERR RO 0 PID Error Value Description		5	DMAEN	R/W	0	DMA Request Enable
1 Enables the μDMA request for the receive endpoint. Note: 3 TX and 3 RX endpoints can be connected to the μDM module. If this bit is set for a particular endpoint, the DMZ DMABRX, or DMACRX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly. 4 PIDERR RO 0 PID Error Value Description						Value Description
Note: 3 TX and 3 RX endpoints can be connected to the µDM module. If this bit is set for a particular endpoint, the DMA DMABRX, or DMACRX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly. 4 PIDERR RO 0 PID Error Value Description						0 Disables the μDMA request for the receive endpoint.
module. If this bit is set for a particular endpoint, the DMZ DMABRX, or DMACRX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly. 4 PIDERR RO 0 PID Error Value Description						1 Enables the μDMA request for the receive endpoint.
Value Description						module. If this bit is set for a particular endpoint, the DMAARX, DMABRX, or DMACRX field in the USB DMA Select (USBDMASEL) register must be programmed
		4	PIDERR	RO	0	PID Error
0 No error.						Value Description
						0 No error.

This bit is ignored in bulk or interrupt transactions.

Indicates a PID error in the received packet of an isochronous

1


transaction.

Bit/Field	Name	Туре	Reset	Description
3	DMAMOD	R/W	0	DMA Request Mode
				Value Description
				0 An interrupt is generated after every μDMA packet transfer.
				1 An interrupt is generated only after the entire μDMA transfer is complete.
				Note: This bit must not be cleared either before or in the same cycle as the above DMAEN bit is cleared.
2	DTWE	RO	0	Data Toggle Write Enable
				Value Description
				0 The DT bit cannot be written.
				1 Enables the current state of the receive endpoint data to be written (see DT bit).
				This bit is automatically cleared once the new value is written.
1	DT	RO	0	Data Toggle When read, this bit indicates the current state of the receive data toggle. If DTWE is High, this bit may be written with the required setting of the data toggle. If DTWE is Low, any value written to this bit is ignored. Care should be taken when writing to this bit as it should only be changed to RESET the receive endpoint.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

OTG B / Device Mode

USB Receive Control and Status Endpoint 1 High (USBRXCSRH1)

Base 0x4005.0000 Offset 0x117 Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7	AUTOCL	R/W	0	Auto Clear
				Value Description
				0 No effect.
				1 Enables the RXRDY bit to be automatically cleared when a packet of USBRXMAXPn bytes has been unloaded from the receive FIFO. When packets of less than the maximum packet size are unloaded, RXRDY must be cleared manually. Care must be taken when using μDMA to unload the receive FIFO as data is read from the receive FIFO in 4 byte chunks regardless of the value of the MAXLOAD field in the USBRXMAXPn register, see "DMA Operation" on page 998.
6	ISO	R/W	0	Isochronous Transfers
				Value Description
				0 Enables the receive endpoint for isochronous transfers.
				1 Enables the receive endpoint for bulk/interrupt transfers.
5	DMAEN	R/W	0	DMA Request Enable
				Value Description
				0 Disables the μDMA request for the receive endpoint.
				1 Enables the μDMA request for the receive endpoint.
				Note: 3 TX and 3 RX endpoints can be connected to the μDMA module. If this bit is set for a particular endpoint, the DMAARX, DMABRX, or DMACRX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly.
4	DISNYET / PIDERR	R/W	0	Disable NYET / PID Error
				Value Description
				0 No effect.
				1 For bulk or interrupt transactions: Disables the sending of NYET handshakes. When this bit is set, all successfully received packets are acknowledged, including at the point at which the FIFO becomes full. For isochronous transactions: Indicates a PID error in the received packet.
3	DMAMOD	R/W	0	DMA Request Mode
				Value Description
				0 An interrupt is generated after every μDMA packet transfer.
				1 An interrupt is generated only after the entire μDMA transfer is complete.
				Note: This bit must not be cleared either before or in the same cycle as the above DMAEN bit is cleared.

Bit/Field	Name	Туре	Reset	Description
2:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 225: USB Receive Byte Count Endpoint 1 (USBRXCOUNT1), offset 0x118

Register 226: USB Receive Byte Count Endpoint 2 (USBRXCOUNT2), offset 0x128

Register 227: USB Receive Byte Count Endpoint 3 (USBRXCOUNT3), offset 0x138

Register 228: USB Receive Byte Count Endpoint 4 (USBRXCOUNT4), offset 0x148

Register 229: USB Receive Byte Count Endpoint 5 (USBRXCOUNT5), offset 0x158

Register 230: USB Receive Byte Count Endpoint 6 (USBRXCOUNT6), offset 0x168

Register 231: USB Receive Byte Count Endpoint 7 (USBRXCOUNT7), offset 0x178

Register 232: USB Receive Byte Count Endpoint 8 (USBRXCOUNT8), offset 0x188

Register 233: USB Receive Byte Count Endpoint 9 (USBRXCOUNT9), offset 0x198

Register 234: USB Receive Byte Count Endpoint 10 (USBRXCOUNT10), offset 0x1A8

Register 235: USB Receive Byte Count Endpoint 11 (USBRXCOUNT11), offset 0x1B8

Register 236: USB Receive Byte Count Endpoint 12 (USBRXCOUNT12), offset 0x1C8

Register 237: USB Receive Byte Count Endpoint 13 (USBRXCOUNT13), offset 0x1D8

Register 238: USB Receive Byte Count Endpoint 14 (USBRXCOUNT14), offset 0x1E8

Register 239: USB Receive Byte Count Endpoint 15 (USBRXCOUNT15), offset 0x1F8

OTG A /


Note: The value returned changes as the FIFO is unloaded and is only valid while the RXRDY bit in the **USBRXCSRLn** register is set.

OTG B /

USBRXCOUNTn is a 16-bit read-only register that holds the number of data bytes in the packet currently in line to be read from the receive FIFO. If the packet is transmitted as multiple bulk packets, the number given is for the combined packet.

USB Receive Byte Count Endpoint 1 (USBRXCOUNT1)

Base 0x4005.0000 Offset 0x118 Type RO, reset 0x0000



Bit/Field	Name	Туре	Reset	Description
15:13	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12:0	COUNT	RO	0x000	Receive Packet Count Indicates the number of bytes in the receive packet.

Register 240: USB Host Transmit Configure Type Endpoint 1 (USBTXTYPE1), offset 0x11A

Register 241: USB Host Transmit Configure Type Endpoint 2 (USBTXTYPE2), offset 0x12A

Register 242: USB Host Transmit Configure Type Endpoint 3 (USBTXTYPE3), offset 0x13A

Register 243: USB Host Transmit Configure Type Endpoint 4 (USBTXTYPE4), offset 0x14A

Register 244: USB Host Transmit Configure Type Endpoint 5 (USBTXTYPE5), offset 0x15A

Register 245: USB Host Transmit Configure Type Endpoint 6 (USBTXTYPE6), offset 0x16A

Register 246: USB Host Transmit Configure Type Endpoint 7 (USBTXTYPE7), offset 0x17A

Register 247: USB Host Transmit Configure Type Endpoint 8 (USBTXTYPE8), offset 0x18A

Register 248: USB Host Transmit Configure Type Endpoint 9 (USBTXTYPE9), offset 0x19A

Register 249: USB Host Transmit Configure Type Endpoint 10 (USBTXTYPE10), offset 0x1AA

Register 250: USB Host Transmit Configure Type Endpoint 11 (USBTXTYPE11), offset 0x1BA

Register 251: USB Host Transmit Configure Type Endpoint 12 (USBTXTYPE12), offset 0x1CA

Register 252: USB Host Transmit Configure Type Endpoint 13 (USBTXTYPE13), offset 0x1DA

Register 253: USB Host Transmit Configure Type Endpoint 14 (USBTXTYPE14), offset 0x1EA


Register 254: USB Host Transmit Configure Type Endpoint 15 (USBTXTYPE15), offset 0x1FA

OTG A /

USBTXTYPEn is an 8-bit register that must be written with the endpoint number to be targeted by the endpoint, the transaction protocol to use for the currently selected transmit endpoint, and its operating speed.

USB Host Transmit Configure Type Endpoint 1 (USBTXTYPE1)

Base 0x4005.0000 Offset 0x11A Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7:6	SPEED	R/W	0x0	Operating Speed This bit field specifies the operating speed of the target Device:
				Value Description
				0x0 Default
				The target is assumed to be using the same connection speed as the USB controller.
				0x1 Reserved
				0x2 Full
				0x3 Low
5:4	PROTO	R/W	0x0	Protocol Software must configure this bit field to select the required protocol for the transmit endpoint:
				Value Description
				0x0 Control
				0x1 Isochronous
				0x2 Bulk
				0x3 Interrupt
3:0	TEP	R/W	0x0	Target Endpoint Number Software must configure this value to the endpoint number contained in the transmit endpoint descriptor returned to the USB controller during

Device enumeration.

Register 255: USB Host Transmit Interval Endpoint 1 (USBTXINTERVAL1), offset 0x11B

Register 256: USB Host Transmit Interval Endpoint 2 (USBTXINTERVAL2), offset 0x12B

Register 257: USB Host Transmit Interval Endpoint 3 (USBTXINTERVAL3), offset 0x13B

Register 258: USB Host Transmit Interval Endpoint 4 (USBTXINTERVAL4), offset 0x14B

Register 259: USB Host Transmit Interval Endpoint 5 (USBTXINTERVAL5), offset 0x15B

Register 260: USB Host Transmit Interval Endpoint 6 (USBTXINTERVAL6), offset 0x16B

Register 261: USB Host Transmit Interval Endpoint 7 (USBTXINTERVAL7), offset 0x17B

Register 262: USB Host Transmit Interval Endpoint 8 (USBTXINTERVAL8), offset 0x18B

Register 263: USB Host Transmit Interval Endpoint 9 (USBTXINTERVAL9), offset 0x19B

Register 264: USB Host Transmit Interval Endpoint 10 (USBTXINTERVAL10), offset 0x1AB

Register 265: USB Host Transmit Interval Endpoint 11 (USBTXINTERVAL11), offset 0x1BB

Register 266: USB Host Transmit Interval Endpoint 12 (USBTXINTERVAL12), offset 0x1CB

Register 267: USB Host Transmit Interval Endpoint 13 (USBTXINTERVAL13), offset 0x1DB

Register 268: USB Host Transmit Interval Endpoint 14 (USBTXINTERVAL14), offset 0x1EB

Register 269: USB Host Transmit Interval Endpoint 15 (USBTXINTERVAL15), offset 0x1FB


OTG A / Host **USBTXINTERVALn** is an 8-bit register that, for interrupt and isochronous transfers, defines the polling interval for the currently selected transmit endpoint. For bulk endpoints, this register defines the number of frames after which the endpoint should time out on receiving a stream of NAK responses.

The **USBTXINTERVALn** register value defines a number of frames, as follows:

Transfer Type	Speed	Valid values (m)	Interpretation
Interrupt	Low-Speed or Full-Speed	0x01 – 0xFF	The polling interval is <i>m</i> frames.
Isochronous	Full-Speed	0x01 – 0x10	The polling interval is 2 ^(m-1) frames.
Bulk	Full-Speed	0x02 – 0x10	The NAK Limit is 2 ^(m-1) frames. A value of 0 or 1 disables the NAK timeout function.

USB Host Transmit Interval Endpoint 1 (USBTXINTERVAL1)

Base 0x4005.0000 Offset 0x11B Type R/W, reset 0x00



Bit/Field	Name	Type	Reset	Description
7:0	TXPOLL / NAKLMT	R/W	0x00	TX Polling / NAK Limit

The polling interval for interrupt/isochronous transfers; the NAK limit for bulk transfers. See table above for valid entries; other values are reserved.

Register 270: USB Host Configure Receive Type Endpoint 1 (USBRXTYPE1), offset 0x11C

Register 271: USB Host Configure Receive Type Endpoint 2 (USBRXTYPE2), offset 0x12C

Register 272: USB Host Configure Receive Type Endpoint 3 (USBRXTYPE3), offset 0x13C

Register 273: USB Host Configure Receive Type Endpoint 4 (USBRXTYPE4), offset 0x14C

Register 274: USB Host Configure Receive Type Endpoint 5 (USBRXTYPE5), offset 0x15C

Register 275: USB Host Configure Receive Type Endpoint 6 (USBRXTYPE6), offset 0x16C

Register 276: USB Host Configure Receive Type Endpoint 7 (USBRXTYPE7), offset 0x17C

Register 277: USB Host Configure Receive Type Endpoint 8 (USBRXTYPE8), offset 0x18C

Register 278: USB Host Configure Receive Type Endpoint 9 (USBRXTYPE9), offset 0x19C

Register 279: USB Host Configure Receive Type Endpoint 10 (USBRXTYPE10), offset 0x1AC

Register 280: USB Host Configure Receive Type Endpoint 11 (USBRXTYPE11), offset 0x1BC

Register 281: USB Host Configure Receive Type Endpoint 12 (USBRXTYPE12), offset 0x1CC

Register 282: USB Host Configure Receive Type Endpoint 13 (USBRXTYPE13), offset 0x1DC

Register 283: USB Host Configure Receive Type Endpoint 14 (USBRXTYPE14), offset 0x1EC


Register 284: USB Host Configure Receive Type Endpoint 15 (USBRXTYPE15), offset 0x1FC

OTG A /

USBRXTYPEn is an 8-bit register that must be written with the endpoint number to be targeted by the endpoint, the transaction protocol to use for the currently selected receive endpoint, and its operating speed.

USB Host Configure Receive Type Endpoint 1 (USBRXTYPE1)

Base 0x4005.0000 Offset 0x11C Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7:6	SPEED	R/W	0x0	Operating Speed This bit field specifies the operating speed of the target Device:
				Value Description
				0x0 Default
				The target is assumed to be using the same connection speed as the USB controller.
				0x1 Reserved
				0x2 Full
				0x3 Low
5:4	PROTO	R/W	0x0	Protocol Software must configure this bit field to select the required protocol for the receive endpoint:
				Value Description
				0x0 Control
				0x1 Isochronous
				0x2 Bulk
				0x3 Interrupt
3:0	TEP	R/W	0x0	Target Endpoint Number Software must set this value to the endpoint number contained in the receive endpoint descriptor returned to the USB controller during Device

enumeration.

Register 285: USB Host Receive Polling Interval Endpoint 1 (USBRXINTERVAL1), offset 0x11D

Register 286: USB Host Receive Polling Interval Endpoint 2 (USBRXINTERVAL2), offset 0x12D

Register 287: USB Host Receive Polling Interval Endpoint 3 (USBRXINTERVAL3), offset 0x13D

Register 288: USB Host Receive Polling Interval Endpoint 4 (USBRXINTERVAL4), offset 0x14D

Register 289: USB Host Receive Polling Interval Endpoint 5 (USBRXINTERVAL5), offset 0x15D

Register 290: USB Host Receive Polling Interval Endpoint 6 (USBRXINTERVAL6), offset 0x16D

Register 291: USB Host Receive Polling Interval Endpoint 7 (USBRXINTERVAL7), offset 0x17D

Register 292: USB Host Receive Polling Interval Endpoint 8 (USBRXINTERVAL8), offset 0x18D

Register 293: USB Host Receive Polling Interval Endpoint 9 (USBRXINTERVAL9), offset 0x19D

Register 294: USB Host Receive Polling Interval Endpoint 10 (USBRXINTERVAL10), offset 0x1AD

Register 295: USB Host Receive Polling Interval Endpoint 11 (USBRXINTERVAL11), offset 0x1BD

Register 296: USB Host Receive Polling Interval Endpoint 12 (USBRXINTERVAL12), offset 0x1CD

Register 297: USB Host Receive Polling Interval Endpoint 13 (USBRXINTERVAL13), offset 0x1DD

Register 298: USB Host Receive Polling Interval Endpoint 14 (USBRXINTERVAL14), offset 0x1ED

Register 299: USB Host Receive Polling Interval Endpoint 15 (USBRXINTERVAL15), offset 0x1FD



USBRXINTERVALn is an 8-bit register that, for interrupt and isochronous transfers, defines the polling interval for the currently selected receive endpoint. For bulk endpoints, this register defines the number of frames after which the endpoint should time out on receiving a stream of NAK responses.


The **USBTXINTERVALn** register value defines a number of frames, as follows:

Transfer Type	Speed	Valid values (m)	Interpretation
Interrupt	Low-Speed or Full-Speed	0x01 – 0xFF	The polling interval is m frames.
Isochronous	Full-Speed	0x01 – 0x10	The polling interval is 2 ^(m-1) frames.

Transfer Type	Speed	Valid values (m)	Interpretation
Bulk	Full-Speed	0x02 – 0x10	The NAK Limit is 2 ^(m-1) frames. A value of 0 or 1 disables the NAK timeout function.

USB Host Receive Polling Interval Endpoint 1 (USBRXINTERVAL1)

Base 0x4005.0000 Offset 0x11D Type R/W, reset 0x00



Bit/Field Name Type Reset Description
7:0 TXPOLL / NAKLMT R/W 0x00 RX Polling / NAK Limit

The polling interval for interrupt/isochronous transfers; the NAK limit for bulk transfers. See table above for valid entries; other values are reserved.

Register 300: USB Request Packet Count in Block Transfer Endpoint 1 (USBRQPKTCOUNT1), offset 0x304

Register 301: USB Request Packet Count in Block Transfer Endpoint 2 (USBRQPKTCOUNT2), offset 0x308

Register 302: USB Request Packet Count in Block Transfer Endpoint 3 (USBRQPKTCOUNT3), offset 0x30C

Register 303: USB Request Packet Count in Block Transfer Endpoint 4 (USBRQPKTCOUNT4), offset 0x310

Register 304: USB Request Packet Count in Block Transfer Endpoint 5 (USBRQPKTCOUNT5), offset 0x314

Register 305: USB Request Packet Count in Block Transfer Endpoint 6 (USBRQPKTCOUNT6), offset 0x318

Register 306: USB Request Packet Count in Block Transfer Endpoint 7 (USBRQPKTCOUNT7), offset 0x31C

Register 307: USB Request Packet Count in Block Transfer Endpoint 8 (USBRQPKTCOUNT8), offset 0x320

Register 308: USB Request Packet Count in Block Transfer Endpoint 9 (USBRQPKTCOUNT9), offset 0x324

Register 309: USB Request Packet Count in Block Transfer Endpoint 10 (USBRQPKTCOUNT10), offset 0x328

Register 310: USB Request Packet Count in Block Transfer Endpoint 11 (USBRQPKTCOUNT11), offset 0x32C

Register 311: USB Request Packet Count in Block Transfer Endpoint 12 (USBRQPKTCOUNT12), offset 0x330

Register 312: USB Request Packet Count in Block Transfer Endpoint 13 (USBRQPKTCOUNT13), offset 0x334

Register 313: USB Request Packet Count in Block Transfer Endpoint 14 (USBRQPKTCOUNT14), offset 0x338

Register 314: USB Request Packet Count in Block Transfer Endpoint 15 (USBRQPKTCOUNT15), offset 0x33C


OTG A /

This 16-bit read/write register is used in Host mode to specify the number of packets that are to be transferred in a block transfer of one or more bulk packets to receive endpoint n. The USB controller uses the value recorded in this register to determine the number of requests to issue where the AUTORO bit in the **USBRXCSRHn** register has been set. See "IN Transactions as a Host" on page 993.

Note: Multiple packets combined into a single bulk packet within the FIFO count as one packet.

USB Request Packet Count in Block Transfer Endpoint 1 (USBRQPKTCOUNT1)

Base 0x4005.0000 Offset 0x304 Type R/W, reset 0x0000



Sets the number of packets of the size defined by the ${\tt MAXLOAD}$ bit field that are to be transferred in a block transfer.

Note: This is only used in Host mode when AUTORQ is set. The bit has no effect in Device mode or when AUTORQ is not set.

Register 315: USB Receive Double Packet Buffer Disable (USBRXDPKTBUFDIS), offset 0x340

OTG A /

USBRXDPKTBUFDIS is a 16-bit register that indicates which of the receive endpoints have disabled the double-packet buffer functionality (see the section called "Double-Packet Buffering" on page 989).

USB Receive Double Packet Buffer Disable (USBRXDPKTBUFDIS)

OTG B / Device Base 0x4005.0000 Offset 0x340 Type R/W, reset 0x0000

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8	EP7	EP6	EP5	EP4	EP3	EP2	EP1	reserved
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	RO
Reset	0	0	0	Ω	0	0	0	Ω	Ω	0	0	Ω	0	0	Ω	Λ

Bit/Field	Name	Type	Reset	Description
15	EP15	R/W	0	EP15 RX Double-Packet Buffer Disable
				Value Description 0 Disables double-packet buffering. 1 Enables double-packet buffering.
14	EP14	R/W	0	EP14 RX Double-Packet Buffer Disable Same description as EP15.
13	EP13	R/W	0	EP13 RX Double-Packet Buffer Disable Same description as EP15.
12	EP12	R/W	0	EP12 RX Double-Packet Buffer Disable Same description as EP15.
11	EP11	R/W	0	EP11 RX Double-Packet Buffer Disable Same description as EP15.
10	EP10	R/W	0	EP10 RX Double-Packet Buffer Disable Same description as EP15.
9	EP9	R/W	0	EP9 RX Double-Packet Buffer Disable Same description as EP15.
8	EP8	R/W	0	EP8 RX Double-Packet Buffer Disable Same description as EP15.
7	EP7	R/W	0	EP7 RX Double-Packet Buffer Disable Same description as EP15.
6	EP6	R/W	0	EP6 RX Double-Packet Buffer Disable Same description as EP15.
5	EP5	R/W	0	EP5 RX Double-Packet Buffer Disable Same description as EP15.
4	EP4	R/W	0	EP4 RX Double-Packet Buffer Disable Same description as EP15.

Bit/Field	Name	Туре	Reset	Description
3	EP3	R/W	0	EP3 RX Double-Packet Buffer Disable Same description as EP15.
2	EP2	R/W	0	EP2 RX Double-Packet Buffer Disable Same description as EP15.
1	EP1	R/W	0	EP1 RX Double-Packet Buffer Disable Same description as EP15.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

March 19, 2011 1101

Register 316: USB Transmit Double Packet Buffer Disable (USBTXDPKTBUFDIS), offset 0x342

OTG A / Host **USBTXDPKTBUFDIS** is a 16-bit register that indicates which of the transmit endpoints have disabled the double-packet buffer functionality (see the section called "Double-Packet Buffering" on page 989).

USB Transmit Double Packet Buffer Disable (USBTXDPKTBUFDIS)

OTG B / Device Base 0x4005.0000 Offset 0x342 Type R/W, reset 0x0000

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8	EP7	EP6	EP5	EP4	EP3	EP2	EP1	reserved
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	RO
Docat	0	Λ	Λ	Λ	0	0	Λ	Λ	Λ	0	Λ	Λ	Λ	0	Λ	Λ

Bit/Field	Name	Туре	Reset	Description
15	EP15	R/W	0	EP15 TX Double-Packet Buffer Disable
				Value Description 0 Disables double-packet buffering.
				1 Enables double-packet buffering.
14	EP14	R/W	0	EP14 TX Double-Packet Buffer Disable Same description as EP15.
13	EP13	R/W	0	EP13 TX Double-Packet Buffer Disable Same description as EP15.
12	EP12	R/W	0	EP12 TX Double-Packet Buffer Disable Same description as EP15.
11	EP11	R/W	0	EP11 TX Double-Packet Buffer Disable Same description as EP15.
10	EP10	R/W	0	EP10 TX Double-Packet Buffer Disable Same description as EP15.
9	EP9	R/W	0	EP9 TX Double-Packet Buffer Disable Same description as EP15.
8	EP8	R/W	0	EP8 TX Double-Packet Buffer Disable Same description as EP15.
7	EP7	R/W	0	EP7 TX Double-Packet Buffer Disable Same description as EP15.
6	EP6	R/W	0	EP6 TX Double-Packet Buffer Disable Same description as EP15.
5	EP5	R/W	0	EP5 TX Double-Packet Buffer Disable Same description as EP15.
4	EP4	R/W	0	EP4 TX Double-Packet Buffer Disable Same description as EP15.

Bit/Field	Name	Туре	Reset	Description
3	EP3	R/W	0	EP3 TX Double-Packet Buffer Disable Same description as EP15.
2	EP2	R/W	0	EP2 TX Double-Packet Buffer Disable Same description as EP15.
1	EP1	R/W	0	EP1 TX Double-Packet Buffer Disable Same description as EP15.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

March 19, 2011 1103

Register 317: USB External Power Control (USBEPC), offset 0x400

OTG A / Host This 32-bit register specifies the function of the two-pin external power interface (USB0EPEN and USB0PFLT). The assertion of the power fault input may generate an automatic action, as controlled by the hardware configuration registers. The automatic action is necessary because the fault condition may require a response faster than one provided by firmware.

OTG B /

USB External Power Control (USBEPC)

Device Base 0x4005.0000
Offset 0x400

Offset 0x400 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			'				'	rese	erved	'	'			<u> </u>		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0								
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	·		rese	rved	1		PFL	TACT	reserved	PFLTAEN	PFLTSEN	PFLTEN	reserved	EPENDE	EP	EN
Type *	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W	R/W	RO 0	R/W	R/W	R/W 0	RO 0	R/W	R/W n	R/W

Bit/Field	Name	Type	Reset	Description
31:10	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9:8	PFLTACT	R/W	0x0	Power Fault Action

1 Ower 1 aut Action

This bit field specifies how the ${\tt USB0EPEN}$ signal is changed when detecting a USB power fault.

Value Description

0x0 Unchanged

 ${\tt USB0EPEN}$ is controlled by the combination of the ${\tt EPEN}$ and ${\tt EPENDE}$ bits.

0x1 Tristate

 ${\tt USB0EPEN} \ is \ undriven \ (tristate).$

0x2 Low

USB0EPEN is driven Low.

0x3 High

USB0EPEN is driven High.

reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
6	PFLTAEN	R/W	0	Power Fault Action Enable This bit specifies whether a USB power fault triggers any automatic corrective action regarding the driven state of the USB0EPEN signal. Value Description
				O Disabled USB0EPEN is controlled by the combination of the EPEN and EPENDE bits.
				1 Enabled The USB0EPEN output is automatically changed to the state specified by the PFLTACT field.
5	PFLTSEN	R/W	0	Power Fault Sense This bit specifies the logical sense of the USBOPFLT input signal that indicates an error condition. The complementary state is the inactive state.
				Value Description
				0 Low Fault If USBOPFLT is driven Low, the power fault is signaled internally (if enabled by the PFLTEN bit).
				High Fault If USBOPFLT is driven High, the power fault is signaled internally (if enabled by the PFLTEN bit).
4	PFLTEN	R/W	0	Power Fault Input Enable This bit specifies whether the USBOPFLT input signal is used in internal logic.
				Value Description
				Not Used The USBOPFLT signal is ignored.
				1 Used The USB0PFLT signal is used internally.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
2	EPENDE	R/W	0	EPEN Drive Enable This bit specifies whether the USB0EPEN signal is driven or undriven (tristate). When driven, the signal value is specified by the EPEN field. When not driven, the EPEN field is ignored and the USB0EPEN signal is placed in a high-impedance state.
				Value Description
				0 Not Driven The USB0EPEN signal is high impedance.
				1 Driven The USB0EPEN signal is driven to the logical value specified by the value of the EPEN field.
				The USB0EPEN signal is undriven at reset because the sense of the external power supply enable is unknown. By adding the high-impedance state, system designers may bias the power supply enable to the disabled state using a large resistor (100 k Ω) and later configure and drive the output signal to enable the power supply.
1:0	EPEN	R/W	0x0	External Power Supply Enable Configuration This bit field specifies and controls the logical value driven on the USBOEPEN signal.
				Value Description
				0x0 Power Enable Active Low The USB0EPEN signal is driven Low if the EPENDE bit is set.
				Ox1 Power Enable Active High The USB0EPEN signal is driven High if the EPENDE bit is set.
				Ox2 Power Enable High if VBUS Low The USBOEPEN signal is driven High when the A device is not recognized.
				Ox3 Power Enable High if VBUS High The USBOEPEN signal is driven High when the A device is recognized.

Register 318: USB External Power Control Raw Interrupt Status (USBEPCRIS), offset 0x404

OTG A /


This 32-bit register specifies the unmasked interrupt status of the two-pin external power interface.

USB External Power Control Raw Interrupt Status (USBEPCRIS)

Base 0x4005.0000

Offset 0x404 Type RO, reset 0x0000.0000

OTG B /



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	PF	RO	0	USB Power Fault Interrupt Status

Value Description

- 1 A Power Fault status has been detected.
- 0 An interrupt has not occurred.

This bit is cleared by writing a 1 to the ${\tt PF}$ bit in the USBEPCISC register.

Register 319: USB External Power Control Interrupt Mask (USBEPCIM), offset 0x408

OTG A / Host


This 32-bit register specifies the interrupt mask of the two-pin external power interface.

USB External Power Control Interrupt Mask (USBEPCIM)

Base 0x4005.0000

Offset 0x408 Type R/W, reset 0x0000.0000

OTG B / **Device**



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	PF	R/W	0	USB Power Fault Interrupt Mask

Value Description

- The raw interrupt signal from a detected power fault is sent to the interrupt controller.
- 0 A detected power fault does not affect the interrupt status.


Register 320: USB External Power Control Interrupt Status and Clear (USBEPCISC), offset 0x40C

OTG A / Host This 32-bit register specifies the masked interrupt status of the two-pin external power interface. It also provides a method to clear the interrupt state.

USB External Power Control Interrupt Status and Clear (USBEPCISC)

OTG B /

Base 0x4005.0000 Offset 0x40C Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	PF	R/W1C	0	USB Power Fault Interrupt Status and Clear

Value Description

- 1 The PF bits in the USBEPCRIS and USBEPCIM registers are set, providing an interrupt to the interrupt controller.
- 0 No interrupt has occurred or the interrupt is masked.

This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt PF}$ bit in the **USBEPCRIS** register.


Register 321: USB Device RESUME Raw Interrupt Status (USBDRRIS), offset 0x410



The **USBDRRIS** 32-bit register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

USB Device RESUME Raw Interrupt Status (USBDRRIS)

OTG B / Device Base 0x4005.0000 Offset 0x410 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	RESUME	RO	0	RESUME Interrupt Status

Value Description

- 1 A RESUME status has been detected.
- 0 An interrupt has not occurred.

This bit is cleared by writing a 1 to the ${\tt RESUME}$ bit in the ${\tt USBDRISC}$ register.

Register 322: USB Device RESUME Interrupt Mask (USBDRIM), offset 0x414


OTG A /

The **USBDRIM** 32-bit register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

USB Device RESUME Interrupt Mask (USBDRIM)

OTG B /

Base 0x4005.0000 Offset 0x414 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	RESUME	R/W	0	RESUME Interrupt Mask

Value Description

- The raw interrupt signal from a detected RESUME is sent to the interrupt controller. This bit should only be set when a SUSPEND has been detected (the SUSPEND bit in the USBIS register is set).
- 0 A detected RESUME does not affect the interrupt status.


Register 323: USB Device RESUME Interrupt Status and Clear (USBDRISC), offset 0x418



The **USBDRISC** 32-bit register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

USB Device RESUME Interrupt Status and Clear (USBDRISC)

OTG B / Device Base 0x4005.0000 Offset 0x418 Type W1C, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	RESUME	R/W1C	0	RESUME Interrupt Status and Clear

Value Description

- 1 The RESUME bits in the **USBDRRIS** and **USBDRCIM** registers are set, providing an interrupt to the interrupt controller.
- 0 No interrupt has occurred or the interrupt is masked.

This bit is cleared by writing a 1. Clearing this bit also clears the $\tt RESUME$ bit in the USBDRCRIS register.

Register 324: USB General-Purpose Control and Status (USBGPCS), offset 0x41C

OTG A /

OTG B /


USBGPCS provides the state of the internal ID signal.

When used in OTG mode, USB0VBUS and USB0ID do not require any configuration as they are dedicated pins for the USB controller and directly connect to the USB connector's VBUS and ID signals. If the USB controller is used as either a dedicated Host or Device, the DEVMODOTG and DEVMOD bits in the **USB General-Purpose Control and Status** (USBGPCS) register can be used to connect the USB0VBUS and USB0ID inputs to fixed levels internally, freeing the PB0 and PB1 pins for GPIO use. For proper self-powered Device operation, the VBUS value must still be monitored to assure that if the Host removes VBUS, the self-powered Device disables the D+/D- pull-up resistors. This function can be accomplished by connecting a standard GPIO to VBUS.

USB General-Purpose Control and Status (USBGPCS)

Base 0x4005.0000 Offset 0x41C

Type R/W, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	DEVMODOTG	R/W	0	Enable Device Mode This bit enables the DEVMOD bit to control the state of the internal ID signal in OTG mode.
				Value Description
				 The mode is specified by the state of the internal ID signal. This bit enables the DEVMOD bit to control the internal ID signal.
				1 This bit enables the DEVMOD bit to control the internal ID signal.
0	DEVMOD	R/W	1	Device Mode This bit specifies the state of the internal ID signal in Host mode and in OTG mode when the DEVMODOTG bit is set. In Device mode this bit is ignored (assumed set).
				Value Description

March 19, 2011 1113

0

1

Host mode

Device mode

Register 325: USB VBUS Droop Control (USBVDC), offset 0x430




This 32-bit register enables a controlled masking of VBUS to compensate for any in-rush current by a Device that is connected to the Host controller. The in-rush current can cause VBUS to droop, causing the USB controller's behavior to be unexpected. The USB Host controller allows VBUS to fall lower than the VBUS Valid level (4.75 V) but not below AValid (2.0 V) for 65 microseconds without signaling a VBUSERR interrupt in the controller. Without this, any glitch on VBUS would force the USB Host controller to remove power from VBUS and then re-enumerate the Device.

USB VBUS Droop Control (USBVDC)

Base 0x4005.0000 Offset 0x430

Dit/Fiold

Type R/W, reset 0x0000.0000



Bit/Field	ivame	туре	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	VRDEN	R/M	0	VRUS Droop Enable

Value Description

- 0 No effect.
- Any changes from VBUSVALID are masked when VBUS goes below 4.75 V but not lower than 2.0 V for 65 microseconds. During this time, the VBUS state indicates VBUSVALID.


Register 326: USB VBUS Droop Control Raw Interrupt Status (USBVDCRIS), offset 0x434



This 32-bit register specifies the unmasked interrupt status of the VBUS droop limit of 65 microseconds.

USB VBUS Droop Control Raw Interrupt Status (USBVDCRIS)

Offset 0x434 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	VD	RO	0	VBUS Droop Raw Interrupt Status

Value Description

- A VBUS droop lasting for 65 microseconds has been detected.
- 0 An interrupt has not occurred.

This bit is cleared by writing a 1 to the VD bit in the USBVDCISC register.

Register 327: USB VBUS Droop Control Interrupt Mask (USBVDCIM), offset 0x438




This 32-bit register specifies the interrupt mask of the VBUS droop.

USB VBUS Droop Control Interrupt Mask (USBVDCIM)

Base 0x4005.0000

Offset 0x438 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	VD	R/W	0	VBUS Droop Interrupt Mask

Value Description

- 1 The raw interrupt signal from a detected VBUS droop is sent to the interrupt controller.
- 0 A detected VBUS droop does not affect the interrupt status.

Register 328: USB VBUS Droop Control Interrupt Status and Clear (USBVDCISC), offset 0x43C




This 32-bit register specifies the masked interrupt status of the VBUS droop and provides a method to clear the interrupt state.

USB VBUS Droop Control Interrupt Status and Clear (USBVDCISC)

Base 0x4005.0000

Offset 0x43C Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	VD	R/W1C	0	VBUS Droop Interrupt Status and Clear

Value Description

- The VD bits in the USBVDCRIS and USBVDCIM registers are set, providing an interrupt to the interrupt controller.
- 0 No interrupt has occurred or the interrupt is masked.

This bit is cleared by writing a 1. Clearing this bit also clears the \mathtt{VD} bit in the **USBVDCRIS** register.

Register 329: USB ID Valid Detect Raw Interrupt Status (USBIDVRIS), offset 0x444


OTG

This 32-bit register specifies whether the unmasked interrupt status of the ID value is valid.

USB ID Valid Detect Raw Interrupt Status (USBIDVRIS)

Base 0x4005.0000

Offset 0x444
Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	ID	RO	0	ID Valid Detect Raw Interrupt Status

Value Description

- 1 A valid ID has been detected.
- 0 An interrupt has not occurred.

This bit is cleared by writing a 1 to the ${\tt ID}$ bit in the ${\tt USBIDVISC}$ register.

Register 330: USB ID Valid Detect Interrupt Mask (USBIDVIM), offset 0x448


OTG

This 32-bit register specifies the interrupt mask of the ID valid detection.

USB ID Valid Detect Interrupt Mask (USBIDVIM)

Base 0x4005.0000 Offset 0x448

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	ID	R/W	0	ID Valid Detect Interrupt Mask

Value Description

- 1 The raw interrupt signal from a detected ID valid is sent to the interrupt controller.
- 0 A detected ID valid does not affect the interrupt status.

Register 331: USB ID Valid Detect Interrupt Status and Clear (USBIDVISC), offset 0x44C


OTG

This 32-bit register specifies the masked interrupt status of the ID valid detect. It also provides a method to clear the interrupt state.

USB ID Valid Detect Interrupt Status and Clear (USBIDVISC)

Base 0x4005.0000

Offset 0x44C Type R/W1C, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	ID	R/W1C	0	ID Valid Detect Interrupt Status and Clear

Value Description

- The ${\tt ID}$ bits in the **USBIDVRIS** and **USBIDVIM** registers are set, providing an interrupt to the interrupt controller.
- 0 No interrupt has occurred or the interrupt is masked.

This bit is cleared by writing a 1. Clearing this bit also clears the ID bit in the USBIDVRIS register.

Register 332: USB DMA Select (USBDMASEL), offset 0x450


OTG A /

This 32-bit register specifies which endpoints are mapped to the 6 allocated μDMA channels, see Table 8-1 on page 365 for more information on channel assignments.

USB DMA Select (USBDMASEL)

OTG B /
Device

Base 0x4005.0000 Offset 0x450 Type R/W, reset 0x0033.2211



Bit/Field	Name	Type	Reset	Description
31:24	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:20	DMACTX	R/W	0x3	DMA C TX Select

Specifies the TX mapping of the third USB endpoint on μDMA channel 5 (primary assignment).

Value	Description
0x0	reserved
0x1	Endpoint 1 TX
0x2	Endpoint 2 TX
0x3	Endpoint 3 TX
0x4	Endpoint 4 TX
0x5	Endpoint 5 TX
0x6	Endpoint 6 TX
0x7	Endpoint 7 TX
8x0	Endpoint 8 TX
0x9	Endpoint 9 TX
0xA	Endpoint 10 TX
0xB	Endpoint 11 TX
0xC	Endpoint 12 TX
0xD	Endpoint 13 TX
0xE	Endpoint 14 TX
0xF	Endpoint 15 TX

Bit/Field	Name	Туре	Reset	Description
19:16	DMACRX	R/W	0x3	DMA C RX Select Specifies the RX and TX mapping of the third USB endpoint on μDMA channel 4 (primary assignment).
				Value Description
				0x0 reserved
				0x1 Endpoint 1 RX
				0x2 Endpoint 2 RX
				0x3 Endpoint 3 RX
				0x4 Endpoint 4 RX
				0x5 Endpoint 5 RX
				0x6 Endpoint 6 RX
				0x7 Endpoint 7 RX
				0x8 Endpoint 8 RX
				0x9 Endpoint 9 RX
				0xA Endpoint 10 RX
				0xB Endpoint 11 RX
				0xC Endpoint 12 RX
				0xD Endpoint 13 RX
				0xE Endpoint 14 RX
				0xF Endpoint 15 RX
15:12	DMABTX	R/W	0x2	DMA B TX Select Specifies the TX mapping of the second USB endpoint on µDMA channel 3 (primary assignment). Same bit definitions as the DMACTX field.
11:8	DMABRX	R/W	0x2	DMA B RX Select Specifies the RX mapping of the second USB endpoint on µDMA channel 2 (primary assignment). Same bit definitions as the DMACRX field.
7:4	DMAATX	R/W	0x1	DMA A TX Select Specifies the TX mapping of the first USB endpoint on μ DMA channel 1 (primary assignment). Same bit definitions as the DMACTX field.
3:0	DMAARX	R/W	0x1	DMA A RX Select Specifies the RX mapping of the first USB endpoint on µDMA channel 0 (primary assignment). Same bit definitions as the DMACRX field.

21 Analog Comparators

An analog comparator is a peripheral that compares two analog voltages and provides a logical output that signals the comparison result.

Note: Not all comparators have the option to drive an output pin. See "Signal Description" on page 1124 for more information.

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board. In addition, the comparator can signal the application via interrupts or trigger the start of a sample sequence in the ADC. The interrupt generation and ADC triggering logic is separate and independent. This flexibility means, for example, that an interrupt can be generated on a rising edge and the ADC triggered on a falling edge.

The Stellaris[®] LM3S9790 microcontroller provides three independent integrated analog comparators with the following functions:

- Compare external pin input to external pin input or to internal programmable voltage reference
- Compare a test voltage against any one of the following voltages:
 - An individual external reference voltage
 - A shared single external reference voltage
 - A shared internal reference voltage

21.1 Block Diagram

-ve input Comparator 2 C2+ +ve input outpu C20 +ve input (alternate) ACCTL2 trigger trigger ACSTAT2 interrup reference input C1--ve input Comparator +ve input output C1o +ve input (alternate) ACCTL1 trigger trigger ACSTAT1 interrupt reference input CO--ve input Comparator 0 C0+ +ve input output C00+ve input (alternate) ACCTL0 trigge trigger ACSTAT0 interrupt reference input Interrupt Control Voltage Ref **ACRIS** ACREFCTL internal **ACMIS** ACINTEN interrupt

Figure 21-1. Analog Comparator Module Block Diagram

21.2 Signal Description

Table 21-1 on page 1124 and Table 21-2 on page 1125 list the external signals of the Analog Comparators and describe the function of each. The Analog Comparator output signals are alternate functions for some GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for the Analog Comparator signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 445) should be set to choose the Analog Comparator function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 463) to assign the Analog Comparator signal to the specified GPIO port pin. The positive and negative input signals are configured by clearing the DEN bit in the **GPIO Digital Enable (GPIODEN)** register. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 421.

Table 21-1. Signals for Analog Comparators (100LQFP)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
C0+	90	PB6	I	Analog	Analog comparator 0 positive input.

Table 21-1. Signals for Analog Comparators (100LQFP) (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
C0-	92	PB4	I	Analog	Analog comparator 0 negative input.
C00	24 42 90 91 100	PC5 (3) PF4 (2) PB6 (3) PB5 (1) PD7 (2)	0	TTL	Analog comparator 0 output.
C1+	24	PC5	I	Analog	Analog comparator 1 positive input.
C1-	91	PB5	I	Analog	Analog comparator 1 negative input.
Clo	2 22 24 41 84	PE6 (2) PC7 (7) PC5 (2) PF5 (2) PH2 (2)	0	TTL	Analog comparator 1 output.
C2+	23	PC6	I	Analog	Analog comparator 2 positive input.
C2-	22	PC7	I	Analog	Analog comparator 2 negative input.
C2o	1 23	PE7 (2) PC6 (3)	0	TTL	Analog comparator 2 output.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 21-2. Signals for Analog Comparators (108BGA)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
C0+	A7	PB6	I	Analog	Analog comparator 0 positive input.
C0-	A6	PB4	I	Analog	Analog comparator 0 negative input.
C0o	M1 K4 A7 B7 A2	PC5 (3) PF4 (2) PB6 (3) PB5 (1) PD7 (2)	0	TTL	Analog comparator 0 output.
C1+	M1	PC5	I	Analog	Analog comparator 1 positive input.
C1-	B7	PB5	I	Analog	Analog comparator 1 negative input.
Clo	A1 L2 M1 K3 D11	PE6 (2) PC7 (7) PC5 (2) PF5 (2) PH2 (2)	0	TTL	Analog comparator 1 output.
C2+	M2	PC6	I	Analog	Analog comparator 2 positive input.
C2-	L2	PC7	I	Analog	Analog comparator 2 negative input.
C2o	B1 M2	PE7 (2) PC6 (3)	0	TTL	Analog comparator 2 output.


a. The TTL designation indicates the pin has TTL-compatible voltage levels.

21.3 Functional Description

The comparator compares the VIN- and VIN+ inputs to produce an output, VOUT.

As shown in Figure 21-2 on page 1126, the input source for VIN- is an external input, Cn-. In addition to an external input, Cn+, input sources for VIN+ can be the C0+ or an internal reference, V_{IREF} .





A comparator is configured through two status/control registers, Analog Comparator Control (ACCTL) and Analog Comparator Status (ACSTAT). The internal reference is configured through one control register, Analog Comparator Reference Voltage Control (ACREFCTL). Interrupt status and control are configured through three registers, Analog Comparator Masked Interrupt Status (ACMIS), Analog Comparator Raw Interrupt Status (ACRIS), and Analog Comparator Interrupt Enable (ACINTEN).

Typically, the comparator output is used internally to generate an interrupt as controlled by the ISEN bit in the **ACCTL** register. The output may also be used to drive an external pin, Co or generate an analog-to-digital converter (ADC) trigger.

Important: The ASRCP bits in the ACCTL register must be set before using the analog comparators.

21.3.1 Internal Reference Programming

The structure of the internal reference is shown in Figure 21-3 on page 1126. The internal reference is controlled by a single configuration register (**ACREFCTL**). Table 21-3 on page 1127 shows the programming options to develop specific internal reference values, to compare an external voltage against a particular voltage generated internally (V_{IREF}).

Figure 21-3. Comparator Internal Reference Structure




Table 21-3. Internal Reference Voltage and ACREFCTL Field Values

ACREFCTL	Register	
EN Bit Value	RNG Bit Value	Output Reference Voltage Based on VREF Field Value
EN=0	RNG=X	0 V (GND) for any value of ${\tt VREF};$ however, it is recommended that ${\tt RNG=1}$ and ${\tt VREF=0}$ for the least noisy ground reference.
	RNG=0	Total resistance in ladder is 31 R. $V_{IREF} = V_{DDA} \times \frac{R_{VREF}}{R_{T}}$
		$V_{IREF} = V_{DDA} \times \frac{(VREF + 8)}{31}$
		$V_{IREF} = 0.85 + 0.106 \times VREF$
		The range of internal reference in this mode is 0.85-2.448 V.
EN=1	RNG=1	Total resistance in ladder is 23 R.
		$V_{IREF} = V_{DDA} imes rac{R_{VREF}}{R_{T}}$
		$V_{IREF} = V_{DDA} \times \frac{VREF}{23}$
		VIREF = 0.143 × VREF
		The range of internal reference for this mode is 0-2.152 V.

21.4 Initialization and Configuration

The following example shows how to configure an analog comparator to read back its output value from an internal register.

- **1.** Enable the analog comparator clock by writing a value of 0x0010.0000 to the **RCGC1** register in the System Control module (see page 274).
- **2.** Enable the clock to the appropriate GPIO modules via the **RCGC2** register (see page 283). To find out which GPIO ports to enable, refer to Table 23-5 on page 1164.
- **3.** In the GPIO module, enable the GPIO port/pin associated with the input signals as GPIO inputs. To determine which GPIO to configure, see Table 23-4 on page 1157.

- **4.** Configure the PMCn fields in the **GPIOPCTL** register to assign the analog comparator output signals to the appropriate pins (see page 463 and Table 23-5 on page 1164).
- Configure the internal voltage reference to 1.65 V by writing the ACREFCTL register with the value 0x0000.030C.
- **6.** Configure the comparator to use the internal voltage reference and to *not* invert the output by writing the **ACCTLn** register with the value of 0x0000.040C.
- 7. Delay for 10 µs.
- 8. Read the comparator output value by reading the ACSTATn register's OVAL value.

Change the level of the comparator negative input signal C- to see the OVAL value change.

21.5 Register Map

Table 21-4 on page 1128 lists the comparator registers. The offset listed is a hexadecimal increment to the register's address, relative to the Analog Comparator base address of 0x4003.C000. Note that the analog comparator clock must be enabled before the registers can be programmed (see page 274). There must be a delay of 3 system clocks after the analog comparator module clock is enabled before any analog comparator module registers are accessed.

Table 21-4. Analog Comparators Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	ACMIS	R/W1C	0x0000.0000	Analog Comparator Masked Interrupt Status	1129
0x004	ACRIS	RO	0x0000.0000	Analog Comparator Raw Interrupt Status	1130
0x008	ACINTEN	R/W	0x0000.0000	Analog Comparator Interrupt Enable	1131
0x010	ACREFCTL	R/W	0x0000.0000	Analog Comparator Reference Voltage Control	1132
0x020	ACSTAT0	RO	0x0000.0000	Analog Comparator Status 0	1133
0x024	ACCTL0	R/W	0x0000.0000	Analog Comparator Control 0	1134
0x040	ACSTAT1	RO	0x0000.0000	Analog Comparator Status 1	1133
0x044	ACCTL1	R/W	0x0000.0000	Analog Comparator Control 1	1134
0x060	ACSTAT2	RO	0x0000.0000	Analog Comparator Status 2	1133
0x064	ACCTL2	R/W	0x0000.0000	Analog Comparator Control 2	1134

21.6 Register Descriptions

The remainder of this section lists and describes the Analog Comparator registers, in numerical order by address offset.


Register 1: Analog Comparator Masked Interrupt Status (ACMIS), offset 0x000

This register provides a summary of the interrupt status (masked) of the comparators.

Analog Comparator Masked Interrupt Status (ACMIS)

Base 0x4003.C000 Offset 0x000

Type R/W1C, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:3	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	IN2	R/W1C	0	Comparator 2 Masked Interrupt Status
				Value Description
				1 The IN2 bits in the ACRIS register and the ACINTEN registers are set, providing an interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt IN2}$ bit in the \textbf{ACRIS} register.
1	IN1	R/W1C	0	Comparator 1 Masked Interrupt Status
				Value Description

- 1 The IN1 bits in the **ACRIS** register and the **ACINTEN** registers are set, providing an interrupt to the interrupt controller.
- 0 No interrupt has occurred or the interrupt is masked.

This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt IN1}$ bit in the ${\textbf{ACRIS}}$ register.

0 INO R/W1C 0 Comparator 0 Masked Interrupt Status

Value Description

- 1 The INO bits in the **ACRIS** register and the **ACINTEN** registers are set, providing an interrupt to the interrupt controller.
- 0 No interrupt has occurred or the interrupt is masked.

This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt IN0}$ bit in the **ACRIS** register.


Register 2: Analog Comparator Raw Interrupt Status (ACRIS), offset 0x004

This register provides a summary of the interrupt status (raw) of the comparators. The bits in this register must be enabled to generate interrupts using the **ACINTEN** register.

Analog Comparator Raw Interrupt Status (ACRIS)

Base 0x4003.C000

Offset 0x004 Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	IN2	RO	0	Comparator 2 Interrupt Status
				Value Description
				1 Comparator 2 has generated an interrupt for an event as configured by the ISEN bit in the ACCTL2 register.
				0 An interrupt has not occurred.
				This bit is cleared by writing a 1 to the IN2 bit in the ACMIS register.
1	IN1	RO	0	Comparator 1 Interrupt Status
				Value Description
				1 Comparator 1 has generated an interruptfor an event as configured by the ISEN bit in the ACCTL1 register.
				0 An interrupt has not occurred.
				This bit is cleared by writing a 1 to the IN1 bit in the ACMIS register.
0	IN0	RO	0	Comparator 0 Interrupt Status
				Value Description

- 1 Comparator 0 has generated an interrupt for an event as configured by the ISEN bit in the ACCTL0 register.
- 0 An interrupt has not occurred.

This bit is cleared by writing a 1 to the INO bit in the ACMIS register.


Register 3: Analog Comparator Interrupt Enable (ACINTEN), offset 0x008

This register provides the interrupt enable for the comparators.

Analog Comparator Interrupt Enable (ACINTEN)

Base 0x4003.C000 Offset 0x008

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	IN2	R/W	0	Comparator 2 Interrupt Enable
				Value Description
				The raw interrupt signal comparator 2 is sent to the interrupt controller.
				O A comparator 2 interrupt does not affect the interrupt status.
1	IN1	R/W	0	Comparator 1 Interrupt Enable
				Value Description
				1 The raw interrupt signal comparator 1 is sent to the interrupt controller.
				O A comparator 1 interrupt does not affect the interrupt status.
0	INO	R/W	0	Comparator 0 Interrupt Enable

Value Description

- The raw interrupt signal comparator 0 is sent to the interrupt controller.
- $0 \qquad \text{ A comparator 0 interrupt does not affect the interrupt status.} \\$


Register 4: Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x010

This register specifies whether the resistor ladder is powered on as well as the range and tap.

Analog Comparator Reference Voltage Control (ACREFCTL)

Base 0x4003.C000

Offset 0x010 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:10	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9	EN	R/W	0	Resistor Ladder Enable
				Value Description
				0 The resistor ladder is unpowered.
				1 Powers on the resistor ladder. The resistor ladder is connected to $\ensuremath{V_{DDA}}.$
				This bit is cleared at reset so that the internal reference consumes the least amount of power if it is not used.
8	RNG	R/W	0	Resistor Ladder Range
				Value Description
				0 The resistor ladder has a total resistance of 31 R.
				1 The resistor ladder has a total resistance of 23 R.
7:4	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	VREF	R/W	0x0	Resistor Ladder Voltage Ref The VREF bit field specifies the resistor ladder tap that is passed through

an analog multiplexer. The voltage corresponding to the tap position is the internal reference voltage available for comparison. See Table 21-3 on page 1127 for some output reference voltage examples.

Register 5: Analog Comparator Status 0 (ACSTAT0), offset 0x020

Register 6: Analog Comparator Status 1 (ACSTAT1), offset 0x040

Register 7: Analog Comparator Status 2 (ACSTAT2), offset 0x060

These registers specify the current output value of the comparator.

Analog Comparator Status 0 (ACSTAT0)

Base 0x4003.C000 Offset 0x020

Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			i			rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ı					rese	rved							OVAL	reserved
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	OVAL	RO	0	Comparator Output Value
				Value Description $ 0 \qquad \text{VIN-} > \text{VIN+} \\ 1 \qquad \text{VIN-} < \text{VIN+} \\ \text{VIN-} \text{ is the voltage on the $Cn-$ pin. VIN+$ is the voltage on the $Cn+$ pin, the $C0+$ pin, or the internal voltage reference (V_{IREF}) as defined by the ASRCP bit in the ACCTL register. } $
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


Register 8: Analog Comparator Control 0 (ACCTL0), offset 0x024 Register 9: Analog Comparator Control 1 (ACCTL1), offset 0x044 Register 10: Analog Comparator Control 2 (ACCTL2), offset 0x064

These registers configure the comparator's input and output.

Analog Comparator Control 0 (ACCTL0)

Base 0x4003.C000 Offset 0x024

Type R/W, reset 0x0000.0000



An ADC event is generated if the comparator output is High.

Bit/Field	Name	Туре	Reset	Description
6:5	TSEN	R/W	0x0	Trigger Sense The TSEN field specifies the sense of the comparator output that generates an ADC event. The sense conditioning is as follows:
				Value Description
				0x0 Level sense, see TSLVAL
				0x1 Falling edge
				0x2 Rising edge
				0x3 Either edge
4	ISLVAL	R/W	0	Interrupt Sense Level Value
				Value Description
				O An interrupt is generated if the comparator output is Low.
				1 An interrupt is generated if the comparator output is High.
3:2	ISEN	R/W	0x0	Interrupt Sense The ISEN field specifies the sense of the comparator output that generates an interrupt. The sense conditioning is as follows:
				Value Description
				0x0 Level sense, see ISLVAL
				0x1 Falling edge
				0x2 Rising edge
				0x3 Either edge
1	CINV	R/W	0	Comparator Output Invert
				Value Description
				The output of the comparator is unchanged.
				The output of the comparator is inverted prior to being processed by hardware.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

22 Pin Diagram

The LM3S9790 microcontroller pin diagram is shown below.

Each GPIO signal is identified by its GPIO port unless it defaults to an alternate function on reset. In this case, the GPIO port name is followed by the default alternate function. To see a complete list of possible functions for each pin, see Table 23-5 on page 1164.

Figure 22-1. 100-Pin LQFP Package Pin Diagram




Figure 22-2. 108-Ball BGA Package Pin Diagram (Top View)

	1	2	3	4	5	6	7	8	9	10	11	12	
Α	PE6	PD7	PD6	PE2	GNDA	PB4	РВ6	PB7	PC0 TCK SWCLK	PC3 TDO SWO	PB2 I2C0SCL	PE1	Α
В	PE7	PE4	PE5	PE3	PD4	PJ1	PB5	PC2 TDI	PC1 TMS SWDIO	PH4	PE0	(SBORBIAS	В
С	NC (NC	VDDC	GND	GND	PD5	VDDA	PH1	РНО	PG7	USB0DM)	USBODP	С
D	NC NC	NC NC	VDDC							РН3	РН2	PB1 USB0VBUS	D
Е	NC NC	NC	LDO							VDD	PB3 I2COSDA	PB0 USB0ID	E
F	NC (NC	РЈ0							PH5	GND	GND	F
G	PD0	PD1	РН6			LM3	S9790			VDD	VDD	VDD	G
Н	PD3	PD2	PH7							VDD	RST	PF1	Н
J	XTALNPHY X	XTALPPHY (ERBIAS							GND	PF2	PF3	J
K	PG0	PG1	PF5	PF4	GND	РЈ2	VDD	VDD	VDD	GND	(xosco)	XOSC1	K
L	PC4	PC7	PA0 UORX	PA3 SSIOFss	PA4 SSIORX	PA6	RXIN	TXON	MDIO	GND	OSC0	VBAT	L
М	PC5	PC6	PA1 UOTx	PA2 SSIOC1k	PA5 SSIOTx	PA7	RXIP	TXOP	PF0	WAKE	OSC1	HIB	М
	1	2	3	4	5	6	7	8	9	10	11	12	

23 Signal Tables

The following tables list the signals available for each pin. Signals are configured as GPIOs on reset, except for those noted below. Use the **GPIOAMSEL** register (see page 461) to select analog mode. For a GPIO pin to be used for an alternate digital function, the corresponding bit in the **GPIOAFSEL** register (see page 445) must be set. Further pin muxing options are provided through the PMCx bit field in the **GPIOPCTL** register (see page 463), which selects one of several available peripheral functions for that GPIO.

Important: All GPIO pins are configured as GPIOs by default with the exception of the pins shown in the table below. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

GPIO Pin	Default State	GPIOAFSEL Bit	GPIOPCTL PMCx Bit Field
PA[1:0]	UART0	0	0x1
PA[5:2]	SSI0	0	0x1
PB[3:2]	I ² C0	0	0x1
PC[3:0]	JTAG/SWD	1	0x3

Table 23-1. GPIO Pins With Default Alternate Functions

Table 23-2 on page 1139 shows the pin-to-signal-name mapping, including functional characteristics of the signals. Each possible alternate analog and digital function is listed for each pin.

Table 23-3 on page 1148 lists the signals in alphabetical order by signal name. If it is possible for a signal to be on multiple pins, each possible pin assignment is listed. The "Pin Mux" column indicates the GPIO and the encoding needed in the PMCx bit field in the **GPIOPCTL** register.

Table 23-4 on page 1157 groups the signals by functionality, except for GPIOs. If it is possible for a signal to be on multiple pins, each possible pin assignment is listed.

Table 23-5 on page 1164 lists the GPIO pins and their analog and digital alternate functions. The AINx and VREFA analog signals are not 5-V tolerant and go through an isolation circuit before reaching their circuitry. These signals are configured by clearing the corresponding DEN bit in the **GPIO Digital Enable (GPIODEN)** register and setting the corresponding AMSEL bit in the **GPIO Analog Mode Select (GPIOAMSEL)** register. Other analog signals are 5-V tolerant and are connected directly to their circuitry (C0-, C0+, C1-, C1+, C2-, C2+, USB0VBUS, USB0ID). These signals are configured by clearing the DEN bit in the **GPIO Digital Enable (GPIODEN)** register. The digital signals are enabled by setting the appropriate bit in the **GPIO Alternate Function Select (GPIOAFSEL)** and **GPIODEN** registers and configuring the PMCx bit field in the **GPIO Port Control (GPIOPCTL)** register to the numeric enoding shown in the table below. Table entries that are shaded gray are the default values for the corresponding GPIO pin.

Table 23-6 on page 1167 lists the signals based on number of possible pin assignments. This table can be used to plan how to configure the pins for a particular functionality. Application Note AN01274 Configuring Stellaris® Microcontrollers with Pin Multiplexing provides an overview of the pin muxing implementation, an explanation of how a system designer defines a pin configuration, and examples of the pin configuration process.

Note: All digital inputs are Schmitt triggered.

23.1 100-Pin LQFP Package Pin Tables

Table 23-2. Signals by Pin Number

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
	PE7	I/O	TTL	GPIO port E bit 7.
4	AIN0	1	Analog	Analog-to-digital converter input 0.
1	C2o	0	TTL	Analog comparator 2 output.
-	U1DCD	I	TTL	UART module 1 Data Carrier Detect modem status input signal.
	PE6	I/O	TTL	GPIO port E bit 6.
2	AIN1	1	Analog	Analog-to-digital converter input 1.
2	C1o	0	TTL	Analog comparator 1 output.
-	U1CTS	1	TTL	UART module 1 Clear To Send modem status input signal.
3	VDDA	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. VDDA pins must be connected to 3.3 V, regardless of system implementation.
4	GNDA	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
	PE5	I/O	TTL	GPIO port E bit 5.
5	AIN2	1	Analog	Analog-to-digital converter input 2.
5	CCP5	I/O	TTL	Capture/Compare/PWM 5.
	I2S0TXSD	1/0	TTL	I ² S module 0 transmit data.
	PE4	I/O	TTL	GPIO port E bit 4.
	AIN3	1	Analog	Analog-to-digital converter input 3.
	CCP2	I/O	TTL	Capture/Compare/PWM 2.
6	CCP3	1/0	TTL	Capture/Compare/PWM 3.
	I2SOTXWS	I/O	TTL	I ² S module 0 transmit word select.
	U2Tx	0	TTL	UART module 2 transmit. When in IrDA mode, this signal has IrDA modulation.
7	LDO	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDDC pins at the board level in addition to the decoupling capacitor(s).
8	VDD	-	Power	Positive supply for I/O and some logic.
9	GND	-	Power	Ground reference for logic and I/O pins.

Table 23-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
	PD0	I/O	TTL	GPIO port D bit 0.
	AIN15	I	Analog	Analog-to-digital converter input 15.
	CAN0Rx	I	TTL	CAN module 0 receive.
	CCP6	I/O	TTL	Capture/Compare/PWM 6.
10	I2S0RXSCK	I/O	TTL	I ² S module 0 receive clock.
	U1CTS	I	TTL	UART module 1 Clear To Send modem status input signal.
	U1Rx	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
	U2Rx	I	TTL	UART module 2 receive. When in IrDA mode, this signal has IrDA modulation.
	PD1	I/O	TTL	GPIO port D bit 1.
	AIN14	ı	Analog	Analog-to-digital converter input 14.
	CAN0Tx	0	TTL	CAN module 0 transmit.
	CCP2	I/O	TTL	Capture/Compare/PWM 2.
	CCP7	I/O	TTL	Capture/Compare/PWM 7.
11	I2S0RXWS	I/O	TTL	I ² S module 0 receive word select.
	U1DCD	I	TTL	UART module 1 Data Carrier Detect modem status input signal.
	UlTx	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
	U2Tx	0	TTL	UART module 2 transmit. When in IrDA mode, this signal has IrDA modulation.
	PD2	I/O	TTL	GPIO port D bit 2.
	AIN13	I	Analog	Analog-to-digital converter input 13.
	CCP5	I/O	TTL	Capture/Compare/PWM 5.
12	CCP6	I/O	TTL	Capture/Compare/PWM 6.
	EPI0S20	I/O	TTL	EPI module 0 signal 20.
	U1Rx	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
	PD3	I/O	TTL	GPIO port D bit 3.
	AIN12	I	Analog	Analog-to-digital converter input 12.
	CCP0	I/O	TTL	Capture/Compare/PWM 0.
13	CCP7	I/O	TTL	Capture/Compare/PWM 7.
	EPIOS21	I/O	TTL	EPI module 0 signal 21.
	UlTx	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
	PJ0	I/O	TTL	GPIO port J bit 0.
14	EPIOS16	I/O	TTL	EPI module 0 signal 16.
	I2C1SCL	I/O	OD	I ² C module 1 clock.
	PH7	I/O	TTL	GPIO port H bit 7.
15	EPIOS27	I/O	TTL	EPI module 0 signal 27.
	SSI1Tx	0	TTL	SSI module 1 transmit.
16	XTALPPHY	I	Analog	Ethernet PHY XTALP 25-MHz oscillator crystal input.
17	XTALNPHY	0	Analog	Ethernet PHY XTALN 25-MHz oscillator crystal output.

Table 23-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
	PG1	I/O	TTL	GPIO port G bit 1.
	EPIOS14	I/O	TTL	EPI module 0 signal 14.
18	I2C1SDA	I/O	OD	I ² C module 1 data.
	U2Tx	0	TTL	UART module 2 transmit. When in IrDA mode, this signal has IrDA modulation.
	PG0	I/O	TTL	GPIO port G bit 0.
	EPIOS13	I/O	TTL	EPI module 0 signal 13.
	I2C1SCL	I/O	OD	I ² C module 1 clock.
19	U2Rx	I	TTL	UART module 2 receive. When in IrDA mode, this signal has IrDA modulation.
	USB0EPEN	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.
20	VDD	-	Power	Positive supply for I/O and some logic.
21	GND	-	Power	Ground reference for logic and I/O pins.
	PC7	I/O	TTL	GPIO port C bit 7.
	Clo	0	TTL	Analog comparator 1 output.
	C2-	I	Analog	Analog comparator 2 negative input.
	CCP0	1/0	TTL	Capture/Compare/PWM 0.
22	CCP4	I/O	TTL	Capture/Compare/PWM 4.
	EPI0S5	I/O	TTL	EPI module 0 signal 5.
	UlTx	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
	USB0PFLT	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.
	PC6	I/O	TTL	GPIO port C bit 6.
	C2+	1	Analog	Analog comparator 2 positive input.
	C2o	0	TTL	Analog comparator 2 output.
	CCP0	I/O	TTL	Capture/Compare/PWM 0.
23	CCP3	I/O	TTL	Capture/Compare/PWM 3.
	EPI0S4	1/0	TTL	EPI module 0 signal 4.
	U1Rx	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
	USB0PFLT	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.
	PC5	I/O	TTL	GPIO port C bit 5.
	C0o	0	TTL	Analog comparator 0 output.
	C1+	I	Analog	Analog comparator 1 positive input.
	C1o	0	TTL	Analog comparator 1 output.
24	CCP1	I/O	TTL	Capture/Compare/PWM 1.
	CCP3	I/O	TTL	Capture/Compare/PWM 3.
	EPIOS3	I/O	TTL	EPI module 0 signal 3.
	USB0EPEN	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.

Table 23-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
	PC4	I/O	TTL	GPIO port C bit 4.
	CCP1	I/O	TTL	Capture/Compare/PWM 1.
25	CCP2	I/O	TTL	Capture/Compare/PWM 2.
25	CCP4	I/O	TTL	Capture/Compare/PWM 4.
	CCP5	I/O	TTL	Capture/Compare/PWM 5.
	EPI0S2	I/O	TTL	EPI module 0 signal 2.
	PA0	I/O	TTL	GPIO port A bit 0.
	I2C1SCL	I/O	OD	I ² C module 1 clock.
26	UORx	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
	U1Rx	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
	PA1	I/O	TTL	GPIO port A bit 1.
	I2C1SDA	I/O	OD	I ² C module 1 data.
27	UOTx	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
	U1Tx	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
	PA2	I/O	TTL	GPIO port A bit 2.
28	I2S0RXSD	I/O	TTL	I ² S module 0 receive data.
	SSI0Clk	I/O	TTL	SSI module 0 clock.
	PA3	I/O	TTL	GPIO port A bit 3.
29	I2S0RXMCLK	I/O	TTL	I ² S module 0 receive master clock.
	SSI0Fss	I/O	TTL	SSI module 0 frame.
	PA4	I/O	TTL	GPIO port A bit 4.
30	CAN0Rx	I	TTL	CAN module 0 receive.
30	I2SOTXSCK	I/O	TTL	I ² S module 0 transmit clock.
	SSIORx	1	TTL	SSI module 0 receive.
	PA5	I/O	TTL	GPIO port A bit 5.
31	CAN0Tx	0	TTL	CAN module 0 transmit.
31	I2SOTXWS	I/O	TTL	I ² S module 0 transmit word select.
	SSIOTx	0	TTL	SSI module 0 transmit.
32	VDD	-	Power	Positive supply for I/O and some logic.
33	ERBIAS	0	Analog	12.4-kΩ resistor (1% precision) used internally for Ethernet PHY.
	PA6	I/O	TTL	GPIO port A bit 6.
	CAN0Rx	I	TTL	CAN module 0 receive.
	CCP1	I/O	TTL	Capture/Compare/PWM 1.
34	I2C1SCL	I/O	OD	I ² C module 1 clock.
	U1CTS	I	TTL	UART module 1 Clear To Send modem status input signal.
	USB0EPEN	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.

Table 23-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description	
	PA7	I/O	TTL	GPIO port A bit 7.	
	CAN0Tx	0	TTL	CAN module 0 transmit.	
	CCP3	I/O	TTL	Capture/Compare/PWM 3.	
35	CCP4	I/O	TTL	Capture/Compare/PWM 4.	
	I2C1SDA	I/O	OD	I ² C module 1 data.	
	U1DCD	I	TTL	UART module 1 Data Carrier Detect modem status input signal.	
	USB0PFLT	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.	
	PG7	I/O	TTL	GPIO port G bit 7.	
36	CCP5	I/O	TTL	Capture/Compare/PWM 5.	
	EPIOS31	I/O	TTL	EPI module 0 signal 31.	
37	RXIN	I	Analog	RXIN of the Ethernet PHY.	
38	VDDC	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.	
	PJ2	I/O	TTL	GPIO port J bit 2.	
39	CCP0	I/O	TTL	Capture/Compare/PWM 0.	
	EPIOS18	I/O	TTL	EPI module 0 signal 18.	
40	RXIP	I	Analog	RXIP of the Ethernet PHY.	
	PF5	I/O	TTL	GPIO port F bit 5.	
	Clo	0	TTL	Analog comparator 1 output.	
41	CCP2	I/O	TTL	Capture/Compare/PWM 2.	
	EPIOS15	I/O	TTL	EPI module 0 signal 15.	
	SSI1Tx	0	TTL	SSI module 1 transmit.	
	PF4	I/O	TTL	GPIO port F bit 4.	
	C0o	0	TTL	Analog comparator 0 output.	
42	CCP0	I/O	TTL	Capture/Compare/PWM 0.	
	EPI0S12	I/O	TTL	EPI module 0 signal 12.	
	SSI1Rx	I	TTL	SSI module 1 receive.	
43	TXOP	0	TTL	TXOP of the Ethernet PHY.	
44	VDD	-	Power	Positive supply for I/O and some logic.	
45	GND	-	Power	Ground reference for logic and I/O pins.	
46	TXON	0	TTL	TXON of the Ethernet PHY.	
	PF0	I/O	TTL	GPIO port F bit 0.	
47	CAN1Rx	I	TTL	CAN module 1 receive.	
4′	I2S0TXSD	I/O	TTL	I ² S module 0 transmit data.	
	U1DSR	I	TTL	UART module 1 Data Set Ready modem output control line.	
48	osc0	I	Analog	Main oscillator crystal input or an external clock reference input.	
49	OSC1	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.	
50	WAKE	I	TTL	An external input that brings the processor out of Hibernate mode when asserted.	
51	HIB	0	OD	An output that indicates the processor is in Hibernate mode.	

Table 23-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description	
52	XOSC0	I	Analog	Hibernation module oscillator crystal input or an external clock reference input. Note that this is either a 4.194304-MHz crystal or a 32.768-kHz oscillator for the Hibernation module RTC. See the CLKSEL bit in the HIBCTL register.	
53	XOSC1	0	Analog	Hibernation module oscillator crystal output. Leave unconnected when using a single-ended clock source.	
54	GND	-	Power	Ground reference for logic and I/O pins.	
55	VBAT	-	Power	Power source for the Hibernation module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation module power-source supply.	
56	VDD	-	Power	Positive supply for I/O and some logic.	
57	GND	-	Power	Ground reference for logic and I/O pins.	
58	MDIO	I/O	OD	MDIO of the Ethernet PHY.	
	PF3	I/O	TTL	GPIO port F bit 3.	
59	LED0	0	TTL	Ethernet LED 0.	
	SSI1Fss	I/O	TTL	SSI module 1 frame.	
	PF2	I/O	TTL	GPIO port F bit 2.	
60	LED1	0	TTL	Ethernet LED 1.	
	SSI1Clk	I/O	TTL	SSI module 1 clock.	
	PF1	I/O	TTL	GPIO port F bit 1.	
	CAN1Tx	0	TTL	CAN module 1 transmit.	
61	CCP3	I/O	TTL	Capture/Compare/PWM 3.	
	I2S0TXMCLK	I/O	TTL	I ² S module 0 transmit master clock.	
	U1RTS	0	TTL	UART module 1 Request to Send modem output control line.	
	РНб	I/O	TTL	GPIO port H bit 6.	
62	EPIOS26	I/O	TTL	EPI module 0 signal 26.	
	SSI1Rx	ı	TTL	SSI module 1 receive.	
	РН5	I/O	TTL	GPIO port H bit 5.	
63	EPIOS11	I/O	TTL	EPI module 0 signal 11.	
	SSI1Fss	I/O	TTL	SSI module 1 frame.	
64	RST	I	TTL	System reset input.	
	PB3	I/O	TTL	GPIO port B bit 3.	
65	I2C0SDA	I/O	OD	I ² C module 0 data.	
	USB0PFLT	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.	
	PB0	I/O	TTL	GPIO port B bit 0.	
	CCP0	I/O	TTL	Capture/Compare/PWM 0.	
66	UlRx	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.	
	USB0ID	I	Analog	This signal senses the state of the USB ID signal. The USB PHY enables an integrated pull-up, and an external element (USB connector) indicates the initial state of the USB controller (pulled down is the A side of the cable and pulled up is the B side).	

Table 23-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description	
	PB1	I/O	TTL	GPIO port B bit 1.	
	CCP1	I/O	TTL	Capture/Compare/PWM 1.	
	CCP2	I/O	TTL	Capture/Compare/PWM 2.	
67	UlTx	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.	
	USB0VBUS	I/O	Analog	This signal is used during the session request protocol. This signal allows the USB PHY to both sense the voltage level of VBUS, and pull up VBUS momentarily during VBUS pulsing.	
68	VDD	-	Power	Positive supply for I/O and some logic.	
69	GND	-	Power	Ground reference for logic and I/O pins.	
70	USB0DM	I/O	Analog	Bidirectional differential data pin (D- per USB specification) for USB0.	
71	USB0DP	I/O	Analog	Bidirectional differential data pin (D+ per USB specification) for USB0.	
	PB2	I/O	TTL	GPIO port B bit 2.	
	CCP0	I/O	TTL	Capture/Compare/PWM 0.	
72	CCP3	I/O	TTL	Capture/Compare/PWM 3.	
	I2C0SCL	I/O	OD	I ² C module 0 clock.	
	USB0EPEN	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.	
73	USB0RBIAS	0	Analog	9.1-k Ω resistor (1% precision) used internally for USB analog circuitry.	
	PE0	I/O	TTL	GPIO port E bit 0.	
	CCP3	I/O	TTL	Capture/Compare/PWM 3.	
74	EPIOS8	I/O	TTL	EPI module 0 signal 8.	
	SSI1Clk	I/O	TTL	SSI module 1 clock.	
	USB0PFLT	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.	
	PE1	I/O	TTL	GPIO port E bit 1.	
	CCP2	I/O	TTL	Capture/Compare/PWM 2.	
75	CCP6	I/O	TTL	Capture/Compare/PWM 6.	
	EPI0S9	I/O	TTL	EPI module 0 signal 9.	
	SSI1Fss	I/O	TTL	SSI module 1 frame.	
	PH4	I/O	TTL	GPIO port H bit 4.	
	EPI0S10	I/O	TTL	EPI module 0 signal 10.	
76	SSI1Clk	I/O	TTL	SSI module 1 clock.	
	USB0PFLT	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.	
	PC3	I/O	TTL	GPIO port C bit 3.	
77	SWO	0	TTL	JTAG TDO and SWO.	
	TDO	0	TTL	JTAG TDO and SWO.	
70	PC2	I/O	TTL	GPIO port C bit 2.	
78 —	TDI	1	TTL	JTAG TDI.	

Table 23-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description	
	PC1	I/O	TTL	GPIO port C bit 1.	
79	SWDIO	I/O	TTL	JTAG TMS and SWDIO.	
	TMS	ı	TTL	JTAG TMS and SWDIO.	
	PC0	I/O	TTL	GPIO port C bit 0.	
80	SWCLK	ı	TTL	JTAG/SWD CLK.	
	TCK	ı	TTL	JTAG/SWD CLK.	
81	VDD	-	Power	Positive supply for I/O and some logic.	
82	GND	-	Power	Ground reference for logic and I/O pins.	
	РН3	I/O	TTL	GPIO port H bit 3.	
83	EPI0S0	I/O	TTL	EPI module 0 signal 0.	
	USB0EPEN	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.	
	PH2	I/O	TTL	GPIO port H bit 2.	
84	Clo	0	TTL	Analog comparator 1 output.	
-	EPIOS1	I/O	TTL	EPI module 0 signal 1.	
	PH1	I/O	TTL	GPIO port H bit 1.	
85	CCP7	I/O	TTL	Capture/Compare/PWM 7.	
-	EPIOS7	I/O	TTL	EPI module 0 signal 7.	
	PH0	I/O	TTL	GPIO port H bit 0.	
86	CCP6	I/O	TTL	Capture/Compare/PWM 6.	
	EPIOS6	I/O	TTL	EPI module 0 signal 6.	
	PJ1	I/O	TTL	GPIO port J bit 1.	
	EPIOS17	I/O	TTL	EPI module 0 signal 17.	
87	I2C1SDA	I/O	OD	I ² C module 1 data.	
	USB0PFLT	ı	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.	
88	VDDC	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.	
89	PB7	I/O	TTL	GPIO port B bit 7.	
09	NMI	I	TTL	Non-maskable interrupt.	
	PB6	I/O	TTL	GPIO port B bit 6.	
	C0+	I	Analog	Analog comparator 0 positive input.	
Ī	C0o	0	TTL	Analog comparator 0 output.	
	CCP1	I/O	TTL	Capture/Compare/PWM 1.	
	CCP5	I/O	TTL	Capture/Compare/PWM 5.	
90	CCP7	I/O	TTL	Capture/Compare/PWM 7.	
	I2S0TXSCK	I/O	TTL	I ² S module 0 transmit clock.	
	VREFA	I	Analog	This input provides a reference voltage used to specify the input voltage at which the ADC converts to a maximum value. In other words, the voltage that is applied to VREFA is the voltage with which an AINn signal is converted to 1023. The VREFA input is limited to the range specified in Table 25-35 on page 1227.	

Table 23-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description		
	PB5	I/O	TTL	GPIO port B bit 5.		
	AIN11	ı	Analog	Analog-to-digital converter input 11.		
	C0o	0	TTL	Analog comparator 0 output.		
-	C1-	1	Analog	Analog comparator 1 negative input.		
	CAN0Tx	0	TTL	CAN module 0 transmit.		
91	CCP0	I/O	TTL	Capture/Compare/PWM 0.		
	CCP2	I/O	TTL	Capture/Compare/PWM 2.		
	CCP5	I/O	TTL	Capture/Compare/PWM 5.		
	CCP6	I/O	TTL	Capture/Compare/PWM 6.		
	EPIOS22	I/O	TTL	EPI module 0 signal 22.		
	UlTx	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.		
	PB4	I/O	TTL	GPIO port B bit 4.		
	AIN10	1	Analog	Analog-to-digital converter input 10.		
	C0-	I	Analog	Analog comparator 0 negative input.		
	CAN0Rx	1	TTL	CAN module 0 receive.		
92	EPIOS23	I/O	TTL	EPI module 0 signal 23.		
	U1Rx	I	TTL	UART module 1 receive. When in IrDA mode, this signal has I modulation.		
	U2Rx	I	TTL	UART module 2 receive. When in IrDA mode, this signal has I modulation.		
93	VDD	-	Power	Positive supply for I/O and some logic.		
94	GND	-	Power	Ground reference for logic and I/O pins.		
	PE2	I/O	TTL	GPIO port E bit 2.		
	AIN9	1	Analog	Analog-to-digital converter input 9.		
95	CCP2	I/O	TTL	Capture/Compare/PWM 2.		
93	CCP4	I/O	TTL	Capture/Compare/PWM 4.		
	EPIOS24	I/O	TTL	EPI module 0 signal 24.		
	SSI1Rx	1	TTL	SSI module 1 receive.		
	PE3	I/O	TTL	GPIO port E bit 3.		
	AIN8	I	Analog	Analog-to-digital converter input 8.		
96	CCP1	I/O	TTL	Capture/Compare/PWM 1.		
	CCP7	I/O	TTL	Capture/Compare/PWM 7.		
	EPI0S25	I/O	TTL	EPI module 0 signal 25.		
	SSI1Tx	0	TTL	SSI module 1 transmit.		
	PD4	I/O	TTL	GPIO port D bit 4.		
	AIN7	I	Analog	Analog-to-digital converter input 7.		
	CCP0	I/O	TTL	Capture/Compare/PWM 0.		
97	CCP3	I/O	TTL	Capture/Compare/PWM 3.		
	EPIOS19	I/O	TTL	EPI module 0 signal 19.		
	I2S0RXSD	I/O	TTL	I ² S module 0 receive data.		
	U1RI	I	TTL	UART module 1 Ring Indicator modem status input signal.		

Table 23-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description	
	PD5	I/O	TTL	GPIO port D bit 5.	
	AIN6	I	Analog	Analog-to-digital converter input 6.	
	CCP2	I/O	TTL	Capture/Compare/PWM 2.	
98	CCP4	I/O	TTL	Capture/Compare/PWM 4.	
	EPI0S28	I/O	TTL	EPI module 0 signal 28.	
	I2S0RXMCLK	I/O	TTL	I ² S module 0 receive master clock.	
	U2Rx	I	TTL	UART module 2 receive. When in IrDA mode, this signal has IrDA modulation.	
	PD6	I/O	TTL	GPIO port D bit 6.	
	AIN5	1	Analog	Analog-to-digital converter input 5.	
99	EPI0S29	I/O	TTL	EPI module 0 signal 29.	
	I2S0TXSCK	I/O	TTL	I ² S module 0 transmit clock.	
	U2Tx	0	TTL	UART module 2 transmit. When in IrDA mode, this signal has IrD modulation.	
	PD7	I/O	TTL	GPIO port D bit 7.	
	AIN4	I	Analog	Analog-to-digital converter input 4.	
	C0o	0	TTL	Analog comparator 0 output.	
100	CCP1	I/O	TTL	Capture/Compare/PWM 1.	
	EPI0S30	I/O	TTL	EPI module 0 signal 30.	
	I2SOTXWS	I/O	TTL	I ² S module 0 transmit word select.	
	U1DTR	0	TTL	UART module 1 Data Terminal Ready modem status input signal.	

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 23-3. Signals by Signal Name

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
AIN0	1	PE7	1	Analog	Analog-to-digital converter input 0.
AIN1	2	PE6	1	Analog	Analog-to-digital converter input 1.
AIN2	5	PE5	1	Analog	Analog-to-digital converter input 2.
AIN3	6	PE4	1	Analog	Analog-to-digital converter input 3.
AIN4	100	PD7	1	Analog	Analog-to-digital converter input 4.
AIN5	99	PD6	1	Analog	Analog-to-digital converter input 5.
AIN6	98	PD5	1	Analog	Analog-to-digital converter input 6.
AIN7	97	PD4	1	Analog	Analog-to-digital converter input 7.
AIN8	96	PE3	1	Analog	Analog-to-digital converter input 8.
AIN9	95	PE2	1	Analog	Analog-to-digital converter input 9.
AIN10	92	PB4	1	Analog	Analog-to-digital converter input 10.
AIN11	91	PB5	1	Analog	Analog-to-digital converter input 11.
AIN12	13	PD3	I	Analog	Analog-to-digital converter input 12.
AIN13	12	PD2	1	Analog	Analog-to-digital converter input 13.
AIN14	11	PD1	1	Analog	Analog-to-digital converter input 14.
AIN15	10	PD0	1	Analog	Analog-to-digital converter input 15.

Table 23-3. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
C0+	90	PB6	Į	Analog	Analog comparator 0 positive input.
C0-	92	PB4	I	Analog	Analog comparator 0 negative input.
C0o	24 42 90 91 100	PC5 (3) PF4 (2) PB6 (3) PB5 (1) PD7 (2)	0	TTL	Analog comparator 0 output.
C1+	24	PC5	I	Analog	Analog comparator 1 positive input.
C1-	91	PB5	I	Analog	Analog comparator 1 negative input.
Clo	2 22 24 41 84	PE6 (2) PC7 (7) PC5 (2) PF5 (2) PH2 (2)	0	TTL	Analog comparator 1 output.
C2+	23	PC6	I	Analog	Analog comparator 2 positive input.
C2-	22	PC7	I	Analog	Analog comparator 2 negative input.
C20	1 23	PE7 (2) PC6 (3)	0	TTL	Analog comparator 2 output.
CAN0Rx	10 30 34 92	PD0 (2) PA4 (5) PA6 (6) PB4 (5)	I	TTL	CAN module 0 receive.
CAN0Tx	11 31 35 91	PD1 (2) PA5 (5) PA7 (6) PB5 (5)	0	TTL	CAN module 0 transmit.
CAN1Rx	47	PF0 (1)	I	TTL	CAN module 1 receive.
CAN1Tx	61	PF1 (1)	0	TTL	CAN module 1 transmit.
CCPO	13 22 23 39 42 66 72 91	PD3 (4) PC7 (4) PC6 (6) PJ2 (9) PF4 (1) PB0 (1) PB2 (5) PB5 (4) PD4 (1)	I/O	TTL	Capture/Compare/PWM 0.
CCP1	24 25 34 67 90 96 100	PC5 (1) PC4 (9) PA6 (2) PB1 (4) PB6 (1) PE3 (1) PD7 (3)	I/O	TTL	Capture/Compare/PWM 1.

Table 23-3. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
CCP2	6 11 25 41 67 75 91 95	PE4 (6) PD1 (10) PC4 (5) PF5 (1) PB1 (1) PE1 (4) PB5 (6) PE2 (5) PD5 (1)	I/O	TTL	Capture/Compare/PWM 2.
CCP3	6 23 24 35 61 72 74	PE4 (1) PC6 (1) PC5 (5) PA7 (7) PF1 (10) PB2 (4) PE0 (3) PD4 (2)	1/0	TTL	Capture/Compare/PWM 3.
CCP4	22 25 35 95 98	PC7 (1) PC4 (6) PA7 (2) PE2 (1) PD5 (2)	I/O	TTL	Capture/Compare/PWM 4.
CCP5	5 12 25 36 90 91	PE5 (1) PD2 (4) PC4 (1) PG7 (8) PB6 (6) PB5 (2)	I/O	TTL	Capture/Compare/PWM 5.
CCP6	10 12 75 86 91	PD0 (6) PD2 (2) PE1 (5) PH0 (1) PB5 (3)	I/O	TTL	Capture/Compare/PWM 6.
CCP7	11 13 85 90 96	PD1 (6) PD3 (2) PH1 (1) PB6 (2) PE3 (5)	I/O	TTL	Capture/Compare/PWM 7.
EPI0S0	83	PH3 (8)	I/O	TTL	EPI module 0 signal 0.
EPI0S1	84	PH2 (8)	I/O	TTL	EPI module 0 signal 1.
EPI0S2	25	PC4 (8)	I/O	TTL	EPI module 0 signal 2.
EPIOS3	24	PC5 (8)	I/O	TTL	EPI module 0 signal 3.
EPI0S4	23	PC6 (8)	I/O	TTL	EPI module 0 signal 4.
EPI0S5	22	PC7 (8)	I/O	TTL	EPI module 0 signal 5.
EPIOS6	86	PH0 (8)	I/O	TTL	EPI module 0 signal 6.
EPIOS7	85	PH1 (8)	I/O	TTL	EPI module 0 signal 7.
EPIOS8	74	PE0 (8)	I/O	TTL	EPI module 0 signal 8.
EPIOS9	75	PE1 (8)	I/O	TTL	EPI module 0 signal 9.
EPIOS10	76	PH4 (8)	I/O	TTL	EPI module 0 signal 10.
EPIOS11	63	PH5 (8)	I/O	TTL	EPI module 0 signal 11.

Table 23-3. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
EPIOS12	42	PF4 (8)	I/O	TTL	EPI module 0 signal 12.
EPIOS13	19	PG0 (8)	I/O	TTL	EPI module 0 signal 13.
EPIOS14	18	PG1 (8)	I/O	TTL	EPI module 0 signal 14.
EPIOS15	41	PF5 (8)	I/O	TTL	EPI module 0 signal 15.
EPIOS16	14	PJ0 (8)	I/O	TTL	EPI module 0 signal 16.
EPIOS17	87	PJ1 (8)	I/O	TTL	EPI module 0 signal 17.
EPIOS18	39	PJ2 (8)	I/O	TTL	EPI module 0 signal 18.
EPIOS19	97	PD4 (10)	I/O	TTL	EPI module 0 signal 19.
EPIOS20	12	PD2 (8)	I/O	TTL	EPI module 0 signal 20.
EPIOS21	13	PD3 (8)	I/O	TTL	EPI module 0 signal 21.
EPIOS22	91	PB5 (8)	I/O	TTL	EPI module 0 signal 22.
EPIOS23	92	PB4 (8)	I/O	TTL	EPI module 0 signal 23.
EPIOS24	95	PE2 (8)	I/O	TTL	EPI module 0 signal 24.
EPIOS25	96	PE3 (8)	I/O	TTL	EPI module 0 signal 25.
EPI0S26	62	PH6 (8)	I/O	TTL	EPI module 0 signal 26.
EPIOS27	15	PH7 (8)	I/O	TTL	EPI module 0 signal 27.
EPIOS28	98	PD5 (10)	I/O	TTL	EPI module 0 signal 28.
EPIOS29	99	PD6 (10)	I/O	TTL	EPI module 0 signal 29.
EPIOS30	100	PD7 (10)	I/O	TTL	EPI module 0 signal 30.
EPIOS31	36	PG7 (9)	I/O	TTL	EPI module 0 signal 31.
ERBIAS	33	fixed	0	Analog	12.4-k Ω resistor (1% precision) used internally for Ethernet PHY.
GND	9 21 45 54 57 69 82 94	fixed	-	Power	Ground reference for logic and I/O pins.
GNDA	4	fixed	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
HIB	51	fixed	0	OD	An output that indicates the processor is in Hibernate mode.
I2C0SCL	72	PB2 (1)	I/O	OD	I ² C module 0 clock.
I2C0SDA	65	PB3 (1)	I/O	OD	I ² C module 0 data.
I2C1SCL	14 19 26 34	PJ0 (11) PG0 (3) PA0 (8) PA6 (1)	I/O	OD	I ² C module 1 clock.
I2C1SDA	18 27 35 87	PG1 (3) PA1 (8) PA7 (1) PJ1 (11)	I/O	OD	I ² C module 1 data.

Table 23-3. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
I2S0RXMCLK	29 98	PA3 (9) PD5 (8)	I/O	TTL	I ² S module 0 receive master clock.
I2S0RXSCK	10	PD0 (8)	I/O	TTL	I ² S module 0 receive clock.
I2S0RXSD	28 97	PA2 (9) PD4 (8)	I/O	TTL	I ² S module 0 receive data.
I2S0RXWS	11	PD1 (8)	I/O	TTL	I ² S module 0 receive word select.
I2S0TXMCLK	61	PF1 (8)	I/O	TTL	I ² S module 0 transmit master clock.
I2S0TXSCK	30 90 99	PA4 (9) PB6 (9) PD6 (8)	I/O	TTL	I ² S module 0 transmit clock.
I2SOTXSD	5 47	PE5 (9) PF0 (8)	I/O	TTL	I ² S module 0 transmit data.
I2SOTXWS	6 31 100	PE4 (9) PA5 (9) PD7 (8)	I/O	TTL	I ² S module 0 transmit word select.
LDO	7	fixed	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDDC pins at the board level in addition to the decoupling capacitor(s).
LED0	59	PF3 (1)	0	TTL	Ethernet LED 0.
LED1	60	PF2 (1)	0	TTL	Ethernet LED 1.
MDIO	58	fixed	I/O	OD	MDIO of the Ethernet PHY.
NMI	89	PB7 (4)	I	TTL	Non-maskable interrupt.
osc0	48	fixed	I	Analog	Main oscillator crystal input or an external clock reference input.
osc1	49	fixed	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
PA0	26	-	I/O	TTL	GPIO port A bit 0.
PA1	27	-	I/O	TTL	GPIO port A bit 1.
PA2	28	-	I/O	TTL	GPIO port A bit 2.
PA3	29	-	I/O	TTL	GPIO port A bit 3.
PA4	30	-	I/O	TTL	GPIO port A bit 4.
PA5	31	-	I/O	TTL	GPIO port A bit 5.
PA6	34	-	I/O	TTL	GPIO port A bit 6.
PA7	35	-	I/O	TTL	GPIO port A bit 7.
PB0	66	-	I/O	TTL	GPIO port B bit 0.
PB1	67	-	I/O	TTL	GPIO port B bit 1.
PB2	72	-	I/O	TTL	GPIO port B bit 2.
PB3	65	-	I/O	TTL	GPIO port B bit 3.
PB4	92	-	I/O	TTL	GPIO port B bit 4.
PB5	91	-	I/O	TTL	GPIO port B bit 5.
PB6	90	-	I/O	TTL	GPIO port B bit 6.
PB7	89	-	I/O	TTL	GPIO port B bit 7.

Table 23-3. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
PC0	80	-	I/O	TTL	GPIO port C bit 0.
PC1	79	-	I/O	TTL	GPIO port C bit 1.
PC2	78	-	I/O	TTL	GPIO port C bit 2.
PC3	77	-	I/O	TTL	GPIO port C bit 3.
PC4	25	-	I/O	TTL	GPIO port C bit 4.
PC5	24	-	I/O	TTL	GPIO port C bit 5.
PC6	23	-	I/O	TTL	GPIO port C bit 6.
PC7	22	-	I/O	TTL	GPIO port C bit 7.
PD0	10	-	I/O	TTL	GPIO port D bit 0.
PD1	11	-	I/O	TTL	GPIO port D bit 1.
PD2	12	-	I/O	TTL	GPIO port D bit 2.
PD3	13	-	I/O	TTL	GPIO port D bit 3.
PD4	97	-	I/O	TTL	GPIO port D bit 4.
PD5	98	-	I/O	TTL	GPIO port D bit 5.
PD6	99	-	I/O	TTL	GPIO port D bit 6.
PD7	100	-	I/O	TTL	GPIO port D bit 7.
PE0	74	-	I/O	TTL	GPIO port E bit 0.
PE1	75	-	I/O	TTL	GPIO port E bit 1.
PE2	95	-	I/O	TTL	GPIO port E bit 2.
PE3	96	-	I/O	TTL	GPIO port E bit 3.
PE4	6	-	I/O	TTL	GPIO port E bit 4.
PE5	5	-	I/O	TTL	GPIO port E bit 5.
PE6	2	-	I/O	TTL	GPIO port E bit 6.
PE7	1	-	I/O	TTL	GPIO port E bit 7.
PF0	47	-	I/O	TTL	GPIO port F bit 0.
PF1	61	-	I/O	TTL	GPIO port F bit 1.
PF2	60	-	I/O	TTL	GPIO port F bit 2.
PF3	59	-	I/O	TTL	GPIO port F bit 3.
PF4	42	-	I/O	TTL	GPIO port F bit 4.
PF5	41	-	I/O	TTL	GPIO port F bit 5.
PG0	19	-	I/O	TTL	GPIO port G bit 0.
PG1	18	-	I/O	TTL	GPIO port G bit 1.
PG7	36	-	I/O	TTL	GPIO port G bit 7.
PH0	86	-	I/O	TTL	GPIO port H bit 0.
PH1	85	-	I/O	TTL	GPIO port H bit 1.
PH2	84	-	I/O	TTL	GPIO port H bit 2.
PH3	83	-	I/O	TTL	GPIO port H bit 3.
PH4	76	-	I/O	TTL	GPIO port H bit 4.
РН5	63	-	I/O	TTL	GPIO port H bit 5.
РН6	62	-	I/O	TTL	GPIO port H bit 6.
РН7	15	-	I/O	TTL	GPIO port H bit 7.

Table 23-3. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
PJ0	14	-	I/O	TTL	GPIO port J bit 0.
PJ1	87	-	I/O	TTL	GPIO port J bit 1.
PJ2	39	-	I/O	TTL	GPIO port J bit 2.
RST	64	fixed	I	TTL	System reset input.
RXIN	37	fixed	I	Analog	RXIN of the Ethernet PHY.
RXIP	40	fixed	I	Analog	RXIP of the Ethernet PHY.
SSI0Clk	28	PA2 (1)	I/O	TTL	SSI module 0 clock.
SSI0Fss	29	PA3 (1)	I/O	TTL	SSI module 0 frame.
SSI0Rx	30	PA4 (1)	I	TTL	SSI module 0 receive.
SSIOTx	31	PA5 (1)	0	TTL	SSI module 0 transmit.
SSI1Clk	60 74 76	PF2 (9) PE0 (2) PH4 (11)	I/O	TTL	SSI module 1 clock.
SSI1Fss	59 63 75	PF3 (9) PH5 (11) PE1 (2)	I/O	TTL	SSI module 1 frame.
SSI1Rx	42 62 95	PF4 (9) PH6 (11) PE2 (2)	I	TTL	SSI module 1 receive.
SSI1Tx	15 41 96	PH7 (11) PF5 (9) PE3 (2)	0	TTL	SSI module 1 transmit.
SWCLK	80	PC0 (3)	I	TTL	JTAG/SWD CLK.
SWDIO	79	PC1 (3)	I/O	TTL	JTAG TMS and SWDIO.
SWO	77	PC3 (3)	0	TTL	JTAG TDO and SWO.
TCK	80	PC0 (3)	I	TTL	JTAG/SWD CLK.
TDI	78	PC2 (3)	I	TTL	JTAG TDI.
TDO	77	PC3 (3)	0	TTL	JTAG TDO and SWO.
TMS	79	PC1 (3)	I	TTL	JTAG TMS and SWDIO.
TXON	46	fixed	0	TTL	TXON of the Ethernet PHY.
TXOP	43	fixed	0	TTL	TXOP of the Ethernet PHY.
U0Rx	26	PA0 (1)	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
UOTx	27	PA1 (1)	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
U1CTS	2 10 34	PE6 (9) PD0 (9) PA6 (9)	I	TTL	UART module 1 Clear To Send modem status input signal.
U1DCD	1 11 35	PE7 (9) PD1 (9) PA7 (9)	I	TTL	UART module 1 Data Carrier Detect modem status input signal.
U1DSR	47	PF0 (9)	I	TTL	UART module 1 Data Set Ready modem output control line.
U1DTR	100	PD7 (9)	0	TTL	UART module 1 Data Terminal Ready modem status input signal.

Table 23-3. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
UlRI	97	PD4 (9)	I	TTL	UART module 1 Ring Indicator modem status input signal.
U1RTS	61	PF1 (9)	0	TTL	UART module 1 Request to Send modem output control line.
U1Rx	10 12 23 26 66 92	PD0 (5) PD2 (1) PC6 (5) PA0 (9) PB0 (5) PB4 (7)	ı	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
UlTx	11 13 22 27 67 91	PD1 (5) PD3 (1) PC7 (5) PA1 (9) PB1 (5) PB5 (7)	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
U2Rx	10 19 92 98	PD0 (4) PG0 (1) PB4 (4) PD5 (9)	I	TTL	UART module 2 receive. When in IrDA mode, this signal has IrDA modulation.
U2Tx	6 11 18 99	PE4 (5) PD1 (4) PG1 (1) PD6 (9)	0	TTL	UART module 2 transmit. When in IrDA mode, this signal has IrDA modulation.
USB0DM	70	fixed	I/O	Analog	Bidirectional differential data pin (D- per USB specification) for USB0.
USB0DP	71	fixed	I/O	Analog	Bidirectional differential data pin (D+ per USB specification) for USB0.
USB0EPEN	19 24 34 72 83	PG0 (7) PC5 (6) PA6 (8) PB2 (8) PH3 (4)	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.
USB0ID	66	PB0	I	Analog	This signal senses the state of the USB ID signal. The USB PHY enables an integrated pull-up, and an external element (USB connector) indicates the initial state of the USB controller (pulled down is the A side of the cable and pulled up is the B side).
USB0PFLT	22 23 35 65 74 76 87	PC7 (6) PC6 (7) PA7 (8) PB3 (8) PE0 (9) PH4 (4) PJ1 (9)	ı	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.
USB0RBIAS	73	fixed	0	Analog	9.1-k Ω resistor (1% precision) used internally for USB analog circuitry.
USB0VBUS	67	PB1	I/O	Analog	This signal is used during the session request protocol. This signal allows the USB PHY to both sense the voltage level of VBUS, and pull up VBUS momentarily during VBUS pulsing.

Table 23-3. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
VBAT	55	fixed	-	Power	Power source for the Hibernation module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation module power-source supply.
VDD	8 20 32 44 56 68 81 93	fixed	-	Power	Positive supply for I/O and some logic.
VDDA	3	fixed	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. VDDA pins must be connected to 3.3 V, regardless of system implementation.
VDDC	38 88	fixed	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VREFA	90	PB6	I	Analog	This input provides a reference voltage used to specify the input voltage at which the ADC converts to a maximum value. In other words, the voltage that is applied to VREFA is the voltage with which an AINn signal is converted to 1023. The VREFA input is limited to the range specified in Table 25-35 on page 1227.
WAKE	50	fixed	I	TTL	An external input that brings the processor out of Hibernate mode when asserted.
xosc0	52	fixed	I	Analog	Hibernation module oscillator crystal input or an external clock reference input. Note that this is either a 4.194304-MHz crystal or a 32.768-kHz oscillator for the Hibernation module RTC. See the CLKSEL bit in the HIBCTL register.
XOSC1	53	fixed	0	Analog	Hibernation module oscillator crystal output. Leave unconnected when using a single-ended clock source.
XTALNPHY	17	fixed	0	Analog	Ethernet PHY XTALN 25-MHz oscillator crystal output.
XTALPPHY	16	fixed	I	Analog	Ethernet PHY XTALP 25-MHz oscillator crystal input.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 23-4. Signals by Function, Except for GPIO

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
	AIN0	1	I	Analog	Analog-to-digital converter input 0.
	AIN1	2	Ι	Analog	Analog-to-digital converter input 1.
	AIN2	5	I	Analog	Analog-to-digital converter input 2.
	AIN3	6	Ι	Analog	Analog-to-digital converter input 3.
	AIN4	100	I	Analog	Analog-to-digital converter input 4.
	AIN5	99	I	Analog	Analog-to-digital converter input 5.
	AIN6	98	I	Analog	Analog-to-digital converter input 6.
	AIN7	97	I	Analog	Analog-to-digital converter input 7.
	AIN8	96	I	Analog	Analog-to-digital converter input 8.
	AIN9	95	I	Analog	Analog-to-digital converter input 9.
ADC	AIN10	92	I	Analog	Analog-to-digital converter input 10.
	AIN11	91	I	Analog	Analog-to-digital converter input 11.
	AIN12	13	I	Analog	Analog-to-digital converter input 12.
	AIN13	12	I	Analog	Analog-to-digital converter input 13.
	AIN14	11	I	Analog	Analog-to-digital converter input 14.
	AIN15	10	I	Analog	Analog-to-digital converter input 15.
	VREFA	90	I	Analog	This input provides a reference voltage used to specify the input voltage at which the ADC converts to a maximum value. In other words, the voltage that is applied to VREFA is the voltage with which an AINn signal is converted to 1023. The VREFA input is limited to the range specified in Table 25-35 on page 1227.
	C0+	90	I	Analog	Analog comparator 0 positive input.
	C0-	92	I	Analog	Analog comparator 0 negative input.
	C0o	24 42 90 91 100	0	TTL	Analog comparator 0 output.
	C1+	24	I	Analog	Analog comparator 1 positive input.
Analog Comparators	C1-	91	I	Analog	Analog comparator 1 negative input.
Arialog Comparators	Clo	2 22 24 41 84	0	TTL	Analog comparator 1 output.
	C2+	23	I	Analog	Analog comparator 2 positive input.
	C2-	22	Ι	Analog	Analog comparator 2 negative input.
	C2o	1 23	0	TTL	Analog comparator 2 output.

Table 23-4. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
	CAN0Rx	10 30 34 92	I	TTL	CAN module 0 receive.
Controller Area Network	CANOTX	11 31 35 91	0	TTL	CAN module 0 transmit.
	CAN1Rx	47	I	TTL	CAN module 1 receive.
	CAN1Tx	61	0	TTL	CAN module 1 transmit.
	ERBIAS	33	0	Analog	12.4-k Ω resistor (1% precision) used internally for Ethernet PHY.
	LED0	59	0	TTL	Ethernet LED 0.
	LED1	60	0	TTL	Ethernet LED 1.
	MDIO	58	I/O	OD	MDIO of the Ethernet PHY.
	RXIN	37	I	Analog	RXIN of the Ethernet PHY.
Ethernet	RXIP	40	I	Analog	RXIP of the Ethernet PHY.
	TXON	46	0	TTL	TXON of the Ethernet PHY.
	TXOP	43	0	TTL	TXOP of the Ethernet PHY.
	XTALNPHY	17	0	Analog	Ethernet PHY XTALN 25-MHz oscillator crystal output.
	XTALPPHY	16	I	Analog	Ethernet PHY XTALP 25-MHz oscillator crystal input.

Table 23-4. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
	EPI0S0	83	I/O	TTL	EPI module 0 signal 0.
	EPIOS1	84	I/O	TTL	EPI module 0 signal 1.
	EPIOS2	25	I/O	TTL	EPI module 0 signal 2.
	EPIOS3	24	I/O	TTL	EPI module 0 signal 3.
	EPI0S4	23	I/O	TTL	EPI module 0 signal 4.
	EPIOS5	22	I/O	TTL	EPI module 0 signal 5.
	EPIOS6	86	I/O	TTL	EPI module 0 signal 6.
	EPIOS7	85	I/O	TTL	EPI module 0 signal 7.
	EPIOS8	74	I/O	TTL	EPI module 0 signal 8.
	EPIOS9	75	I/O	TTL	EPI module 0 signal 9.
	EPIOS10	76	I/O	TTL	EPI module 0 signal 10.
	EPI0S11	63	I/O	TTL	EPI module 0 signal 11.
	EPIOS12	42	I/O	TTL	EPI module 0 signal 12.
	EPIOS13	19	I/O	TTL	EPI module 0 signal 13.
	EPIOS14	18	I/O	TTL	EPI module 0 signal 14.
External Peripheral	EPIOS15	41	I/O	TTL	EPI module 0 signal 15.
Interface	EPIOS16	14	I/O	TTL	EPI module 0 signal 16.
	EPIOS17	87	I/O	TTL	EPI module 0 signal 17.
	EPIOS18	39	I/O	TTL	EPI module 0 signal 18.
	EPIOS19	97	I/O	TTL	EPI module 0 signal 19.
	EPI0S20	12	I/O	TTL	EPI module 0 signal 20.
	EPIOS21	13	I/O	TTL	EPI module 0 signal 21.
	EPI0S22	91	I/O	TTL	EPI module 0 signal 22.
	EPIOS23	92	I/O	TTL	EPI module 0 signal 23.
	EPI0S24	95	I/O	TTL	EPI module 0 signal 24.
	EPIOS25	96	I/O	TTL	EPI module 0 signal 25.
	EPI0S26	62	I/O	TTL	EPI module 0 signal 26.
	EPI0S27	15	I/O	TTL	EPI module 0 signal 27.
	EPI0S28	98	I/O	TTL	EPI module 0 signal 28.
	EPI0S29	99	I/O	TTL	EPI module 0 signal 29.
	EPIOS30	100	I/O	TTL	EPI module 0 signal 30.
	EPIOS31	36	I/O	TTL	EPI module 0 signal 31.

Table 23-4. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
	CCP0	13 22 23 39 42 66 72 91 97	I/O	TTL	Capture/Compare/PWM 0.
	CCP1	24 25 34 67 90 96 100	I/O	TTL	Capture/Compare/PWM 1.
	CCP2	6 11 25 41 67 75 91 95	I/O	TTL	Capture/Compare/PWM 2.
General-Purpose Timers	CCP3	6 23 24 35 61 72 74	I/O	TTL	Capture/Compare/PWM 3.
	CCP4	22 25 35 95 98	I/O	TTL	Capture/Compare/PWM 4.
	CCP5	5 12 25 36 90 91	I/O	TTL	Capture/Compare/PWM 5.
	CCP6	10 12 75 86 91	I/O	TTL	Capture/Compare/PWM 6.
	CCP7	11 13 85 90 96	I/O	TTL	Capture/Compare/PWM 7.

Table 23-4. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
	HIB	51	0	OD	An output that indicates the processor is in Hibernate mode.
	VBAT	55	-	Power	Power source for the Hibernation module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation module power-source supply.
Hibernate	WAKE	50	I	TTL	An external input that brings the processor out of Hibernate mode when asserted.
Tillomate	xosc0	52	I	Analog	Hibernation module oscillator crystal input or an external clock reference input. Note that this is either a 4.194304-MHz crystal or a 32.768-kHz oscillator for the Hibernation module RTC. See the CLKSEL bit in the HIBCTL register.
	xosc1	53	0	Analog	Hibernation module oscillator crystal output. Leave unconnected when using a single-ended clock source.
	I2C0SCL	72	I/O	OD	I ² C module 0 clock.
	I2C0SDA	65	I/O	OD	I ² C module 0 data.
12C	I2C1SCL	14 19 26 34	I/O	OD	I ² C module 1 clock.
	I2C1SDA	18 27 35 87	I/O	OD	I ² C module 1 data.
	I2S0RXMCLK	29 98	I/O	TTL	I ² S module 0 receive master clock.
	I2S0RXSCK	10	I/O	TTL	I ² S module 0 receive clock.
	I2S0RXSD	28 97	I/O	TTL	I ² S module 0 receive data.
	I2S0RXWS	11	I/O	TTL	I ² S module 0 receive word select.
100	I2SOTXMCLK	61	I/O	TTL	I ² S module 0 transmit master clock.
12S	I2SOTXSCK	30 90 99	I/O	TTL	I ² S module 0 transmit clock.
	I2SOTXSD	5 47	I/O	TTL	I ² S module 0 transmit data.
	I2SOTXWS	6 31 100	I/O	TTL	I ² S module 0 transmit word select.
	SWCLK	80	I	TTL	JTAG/SWD CLK.
	SWDIO	79	I/O	TTL	JTAG TMS and SWDIO.
	SWO	77	0	TTL	JTAG TDO and SWO.
JTAG/SWD/SWO	TCK	80	I	TTL	JTAG/SWD CLK.
	TDI	78	I	TTL	JTAG TDI.
	TDO	77	0	TTL	JTAG TDO and SWO.
	TMS	79	I	TTL	JTAG TMS and SWDIO.

Table 23-4. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
	GND	9 21 45 54 57 69 82 94	-	Power	Ground reference for logic and I/O pins.
	GNDA	4	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
Power	LDO	7	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDDC pins at the board level in addition to the decoupling capacitor(s).
	VDD	8 20 32 44 56 68 81 93	-	Power	Positive supply for I/O and some logic.
	VDDA	3	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. VDDA pins must be connected to 3.3 V, regardless of system implementation.
	VDDC	38 88	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	SSI0Clk	28	I/O	TTL	SSI module 0 clock.
	SSI0Fss	29	I/O	TTL	SSI module 0 frame.
	SSI0Rx	30	l	TTL	SSI module 0 receive.
	SSI0Tx	31	0	TTL	SSI module 0 transmit.
	SSI1Clk	60 74 76	I/O	TTL	SSI module 1 clock.
SSI	SSI1Fss	59 63 75	I/O	TTL	SSI module 1 frame.
	SSI1Rx	42 62 95	I	TTL	SSI module 1 receive.
	SSI1Tx	15 41 96	0	TTL	SSI module 1 transmit.

Table 23-4. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
	NMI	89	ı	TTL	Non-maskable interrupt.
System Control & Clocks	osc0	48	I	Analog	Main oscillator crystal input or an external clock reference input.
	osc1	49	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
	RST	64	-	TTL	System reset input.
	U0Rx	26	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
	UOTx	27	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
	U1CTS	2 10 34	I	TTL	UART module 1 Clear To Send modem status input signal.
	U1DCD	1 11 35	I	TTL	UART module 1 Data Carrier Detect modem status input signal.
	U1DSR	47	I	TTL	UART module 1 Data Set Ready modem output control line.
	U1DTR	100	0	TTL	UART module 1 Data Terminal Ready modem status input signal.
	U1RI	97	I	TTL	UART module 1 Ring Indicator modem status input signal.
LIADT	U1RTS	61	0	TTL	UART module 1 Request to Send modem output control line.
UART	U1Rx	10 12 23 26 66 92	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
	Ultx	11 13 22 27 67 91	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
	U2Rx	10 19 92 98	I	TTL	UART module 2 receive. When in IrDA mode, this signal has IrDA modulation.
	U2Tx	6 11 18 99	0	TTL	UART module 2 transmit. When in IrDA mode, this signal has IrDA modulation.

Table 23-4. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
	USB0DM	70	I/O	Analog	Bidirectional differential data pin (D- per USB specification) for USB0.
	USB0DP	71	I/O	Analog	Bidirectional differential data pin (D+ per USB specification) for USB0.
	USB0EPEN	19 24 34 72 83	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.
USB	USB0ID	66	I	Analog	This signal senses the state of the USB ID signal. The USB PHY enables an integrated pull-up, and an external element (USB connector) indicates the initial state of the USB controller (pulled down is the A side of the cable and pulled up is the B side).
USB	USB0PFLT	22 23 35 65 74 76 87	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.
	USB0RBIAS	73	0	Analog	9.1-k Ω resistor (1% precision) used internally for USB analog circuitry.
	USB0VBUS	67	I/O	Analog	This signal is used during the session request protocol. This signal allows the USB PHY to both sense the voltage level of VBUS, and pull up VBUS momentarily during VBUS pulsing.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 23-5. GPIO Pins and Alternate Functions

10	Pin	Analog			Digi	tal Funct	ion (GPIO	PCTL PM	Cx Bit Fie	ld Encodi	ng) ^a		
Ю	Pin	Function	1	2	3	4	5	6	7	8	9	10	11
PA0	26	-	U0Rx	-	-	-	-	-	-	I2C1SCL	U1Rx	-	-
PA1	27	-	U0Tx	-	-	-	-	-	-	I2C1SDA	U1Tx	-	-
PA2	28	-	SSI0Clk	-	-	-	-	-	-	-	I2S0RXSD	-	-
PA3	29	-	SSI0Fss	-	-	-	-	-	-	-	I2SORXMCLK	-	-
PA4	30	-	SSIORx	-	-	-	CAN0Rx	-	-	-	I2SOTXSCK	-	-
PA5	31	-	SSIOTx	-	-	-	CAN0Tx	-	-	-	I2SOTXWS	-	-
PA6	34	-	I2C1SCL	CCP1	-	-	-	CAN0Rx	-	USB0EPEN	Ulcts	-	-
PA7	35	-	I2C1SDA	CCP4	-	-	-	CAN0Tx	CCP3	USB0PFLT	U1DCD	-	-
PB0	66	USB0ID	CCP0	-	-	-	U1Rx	-	-	-	-	-	-
PB1	67	USB0VBUS	CCP2	-	-	CCP1	U1Tx	-	-	-	-	-	-
PB2	72	-	I2C0SCL	-	-	CCP3	CCP0	-	-	USB0EPEN	-	-	-
PB3	65	-	I2C0SDA	-	-	-	-	-	-	USB0PFLT	-	-	-
PB4	92	AIN10 C0-	-	-	-	U2Rx	CAN0Rx	-	U1Rx	EPIOS23	-	-	-
PB5	91	AIN11 C1-	C0o	CCP5	CCP6	CCP0	CAN0Tx	CCP2	UlTx	EPIOS22	-	-	-

Table 23-5. GPIO Pins and Alternate Functions (continued)

		Analog		Digital Function (GPIOPCTL PMCx Bit Field Encoding) ^a									
Ю	Pin	Function	1	2	3	4	5	6	7	8	9	10	11
PB6	90	VREFA C0+	CCP1	CCP7	C00	-	-	CCP5	-	-	I2SOTXSCK	-	-
PB7	89	-	-	-	-	NMI	-	-	-	-	-	-	-
PC0	80	-	-	-	TCK SWCLK	-	-	-	-	-	-	-	-
PC1	79	-	-	-	TMS SWDIO	-	-	-	-	-	-	-	-
PC2	78	-	-	-	TDI	-	-	-	-	-	-	-	-
PC3	77	-	-	-	TDO SWO	-	-	-	-	-	-	-	-
PC4	25	-	CCP5	-	-	-	CCP2	CCP4	-	EPI0S2	CCP1	-	-
PC5	24	C1+	CCP1	C1o	C00	-	CCP3	USB0EPEN	-	EPIOS3	-	-	-
PC6	23	C2+	CCP3	-	C20	-	U1Rx	CCP0	USB0PFLT	EPI0S4	-	-	-
PC7	22	C2-	CCP4	-	-	CCP0	U1Tx	USB0PFLT	C1o	EPI0S5	-	-	-
PD0	10	AIN15	-	CAN0Rx	-	U2Rx	U1Rx	CCP6	-	I2SORXSCK	U1CTS	-	-
PD1	11	AIN14	-	CAN0Tx	-	U2Tx	U1Tx	CCP7	-	I2SORXWS	U1DCD	CCP2	-
PD2	12	AIN13	U1Rx	CCP6	-	CCP5	-	-	-	EPI0S20	-	-	-
PD3	13	AIN12	U1Tx	CCP7	-	CCP0	-	-	-	EPI0S21	-	-	-
PD4	97	AIN7	CCP0	CCP3	-	-	-	-	-	I2S0RXSD	U1RI	EPIOS19	-
PD5	98	AIN6	CCP2	CCP4	-	-	-	-	-	I2S0RXMCLK	U2Rx	EPIOS28	-
PD6	99	AIN5	-	-	-	-	-	-	-	I2SOTXSCK	U2Tx	EPIOS29	-
PD7	100	AIN4	-	C0o	CCP1	-	-	-	-	I2SOTXWS	U1DTR	EPIOS30	-
PE0	74	-	-	SSI1Clk	CCP3	-	-	-	-	EPIOS8	USB0PFLT	-	-
PE1	75	-	-	SSI1Fss	-	CCP2	CCP6	-	-	EPIOS9	-	-	-
PE2	95	AIN9	CCP4	SSI1Rx	-	-	CCP2	-	-	EPI0S24	-	-	-
PE3	96	AIN8	CCP1	SSI1Tx	-	-	CCP7	-	-	EPI0S25	-	-	-
PE4	6	AIN3	CCP3	-	-	-	U2Tx	CCP2	-	-	I2SOTXWS	-	-
PE5	5	AIN2	CCP5	-	-	-	-	-	-	-	I2SOTXSD	-	-
PE6	2	AIN1	-	C1o	-	-	-	-	-	-	Ulcts	-	-
PE7	1	AIN0	-	C20	-	-	-	-	-	-	U1DCD	-	-
PF0	47	-	CAN1Rx	-	-	-	-	-	-	I2S0TXSD	U1DSR	-	-
PF1	61	-	CAN1Tx	-	-	-	-	-	-	I2SOTXMCLK	Ulrts	CCP3	-
PF2	60	-	LED1	-	-	-	-	-	-	-	SSI1Clk	-	-
PF3	59	-	LED0	-	-	-	-	-	-	-	SSI1Fss	-	-
PF4	42	-	CCP0	C0o	-	-	-	-	-	EPI0S12	SSI1Rx	-	-
PF5	41	-	CCP2	C1o	-	-	-	-	-	EPIOS15	SSI1Tx	-	-
PG0	19	-	U2Rx	-	I2C1SCL	-	-	-	USB0EPEN	EPIOS13	-	-	-
PG1	18	-	U2Tx	-	I2C1SDA	-	-	-	-	EPIOS14	-	-	-
PG7	36	-	-	-	-	-	-	-	-	CCP5	EPI0S31	-	-
PH0	86	-	CCP6	-	-	-	-	-	-	EPI0S6	-	-	-
PH1	85	-	CCP7	-	-	-	-	-	-	EPIOS7	-	-	-

Table 23-5. GPIO Pins and Alternate Functions (continued)

10	Pin	Analog			Dig	ital Functi	on (GPIO	PCTL PM	Cx Bit Fie	ld Encodi	ng) ^a		
10	FIII	Function	1	2	3	4	5	6	7	8	9	10	11
PH2	84	-	-	C1o	-	-	-	-	-	EPI0S1	-	-	-
РН3	83	-	-	-	-	USB0EPEN	-	-	-	EPI0S0	-	-	-
PH4	76	-	-	-	-	USB0PFLT	-	-	-	EPIOS10	-	-	SSI1Clk
PH5	63	-	-	-	-	-	-	-	-	EPIOS11	-	-	SSI1Fss
РН6	62	-	-	-	-	-	-	-	-	EPI0S26	-	-	SSI1Rx
PH7	15	-	-	-	-	-	-	-	-	EPI0S27	-	-	SSI1Tx
рј0	14	-	-	-	-	-	-	-	-	EPIOS16	-	-	I2C1SCL
PJ1	87	-	-	-	-	-	-	-	-	EPIOS17	USB0PFLT	-	I2C1SDA
РЈ2	39	-	-	-	-	-	-	-	-	EPIOS18	CCP0	-	-

a. The digital signals that are shaded gray are the power-on default values for the corresponding GPIO pin.

Table 23-6. Possible Pin Assignments for Alternate Functions

of Possible Assignments	Alternate Function	GPIO Function				
	AIN0	PE7				
	AIN1	PE6				
	AIN10	PB4				
	AIN11	PB5				
	AIN12	PD3				
	AIN13	PD2				
	AIN14	PD1				
	AIN15	PD0				
	AIN2	PE5				
	AIN3	PE4				
	AIN4	PD7				
	AIN5	PD6				
	AIN6	PD5				
	AIN7	PD4				
	AIN8	PE3				
	AIN9	PE2				
	C0+	PB6				
	C0-	PB4				
	C1+	PC5				
	C1-	PB5				
one	C2+	PC6				
	C2-	PC7				
	CAN1Rx	PF0				
	CAN1Tx	PF1				
	EPIOSO	PH3				
	EPIOS1	PH2				
	EPIOS10	PH4				
	EPIOS11	PH5				
	EPIOS12	PF4				
	EPIOS13	PG0				
	EPIOS14	PG1				
	EPIOS15	PF5				
	EPIOS16	PJ0				
	EPIOS17	PJ1				
	EPIOS18	PJ2				
	EPIOS19	PD4				
	EPIOS2	PC4				
	EPI0S20	PD2				
	EPIOS21	PD3				
	EPIOS22	PB5				
-	EPIOS23	PB4				

Table 23-6. Possible Pin Assignments for Alternate Functions (continued)

EPI0S24 EPI0S25 EPI0S26 EPI0S27 EPI0S28 EPI0S29 EPI0S3 EPI0S30 EPI0S31 EPI0S31	PE2 PE3 PH6 PH7 PD5 PD6 PC5 PD7 PG7
EPI0S26 EPI0S27 EPI0S28 EPI0S29 EPI0S3 EPI0S30 EPI0S31	PH6 PH7 PD5 PD6 PC5 PD7
EPI0S27 EPI0S28 EPI0S29 EPI0S3 EPI0S30 EPI0S31	PH7 PD5 PD6 PC5 PD7
EPI0S28 EPI0S29 EPI0S3 EPI0S30 EPI0S31	PD5 PD6 PC5 PD7
EPI0S29 EPI0S3 EPI0S30 EPI0S31	PD6 PC5 PD7
EPIOS3 EPIOS30 EPIOS31	PC5 PD7
EPIOS30 EPIOS31	PD7
EPIOS31	
	PG7
EPIOS4	1 01
	PC6
EPIOS5	PC7
EPI0S6	PH0
EPIOS7	PH1
EPIOS8	PE0
EPIOS9	PE1
I2C0SCL	PB2
I2C0SDA	PB3
I2S0RXSCK	PD0
I2S0RXWS	PD1
I2S0TXMCLK	PF1
LED0	PF3
LED1	PF2
NMI	PB7
SSI0Clk	PA2
SSI0Fss	PA3
SSI0Rx	PA4
SSIOTx	PA5
SWCLK	PC0
SWDIO	PC1
SWO	PC3
TCK	PC0
TDI	PC2
TDO	PC3
TMS	PC1
UORx	PA0
UOTx	PA1
U1DSR	PF0
U1DTR	PD7
U1RI	PD4
U1RTS	PF1
USB0ID	PB0
	EPI0S8 EPI0S9 I2C0SCL I2C0SDA I2S0RXSCK I2SORXWS I2SOTXMCLK LED0 LED1 NMI SSI0C1k SSI0Fss SSI0Fx SSI0Tx SWCLK SWDIO TCK TDI TDO TMS U0Rx U1DSR U1RI U1RTS

Table 23-6. Possible Pin Assignments for Alternate Functions (continued)

# of Possible Assignments	Alternate Function	GPIO Function
	USB0VBUS	PB1
	VREFA	PB6
	C20	PC6 PE7
two	I2S0RXMCLK	PA3 PD5
iwo —	I2S0RXSD	PA2 PD4
	I2SOTXSD	PE5 PF0
	I2S0TXSCK	PA4 PB6 PD6
	I2SOTXWS	PA5 PD7 PE4
	SSI1Clk	PE0 PF2 PH4
throo	SSI1Fss	PE1 PF3 PH5
three –	SSI1Rx	PE2 PF4 PH6
	SSI1Tx	PE3 PF5 PH7
	Ulcts	PA6 PD0 PE6
	U1DCD	PA7 PD1 PE7
	CAN0Rx	PA4 PA6 PB4 PD0
	CAN0Tx	PA5 PA7 PB5 PD1
four	I2C1SCL	PA0 PA6 PG0 PJ0
four	I2C1SDA	PA1 PA7 PG1 PJ1
	U2Rx	PB4 PD0 PD5 PG0
	U2Tx	PD1 PD6 PE4 PG1
	C0o	PB5 PB6 PC5 PD7 PF4
	Clo	PC5 PC7 PE6 PF5 PH2
five	CCP4	PA7 PC4 PC7 PD5 PE2
live	CCP6	PB5 PD0 PD2 PE1 PH0
	CCP7	PB6 PD1 PD3 PE3 PH1
	USB0EPEN	PA6 PB2 PC5 PG0 PH3
	CCP5	PB5 PB6 PC4 PD2 PE5 PG7
six	UlRx	PA0 PB0 PB4 PC6 PD0 PD2
	UlTx	PA1 PB1 PB5 PC7 PD1 PD3
covon	CCP1	PA6 PB1 PB6 PC4 PC5 PD7 PE3
seven –	USB0PFLT	PA7 PB3 PC6 PC7 PE0 PH4 PJ1
eight	CCP3	PA7 PB2 PC5 PC6 PD4 PE0 PE4 PF1
nine _	CCP0	PB0 PB2 PB5 PC6 PC7 PD3 PD4 PF4 PJ2
I IIII C	CCP2	PB1 PB5 PC4 PD1 PD5 PE1 PE2 PE4 PF5

23.2 108-Pin BGA Package Pin Tables

Table 23-7. Signals by Pin Number

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
	PE6	I/O	TTL	GPIO port E bit 6.
A1	AIN1	I	Analog	Analog-to-digital converter input 1.
AI	Clo	0	TTL	Analog comparator 1 output.
	U1CTS	I	TTL	UART module 1 Clear To Send modem status input signal.
	PD7	I/O	TTL	GPIO port D bit 7.
	AIN4	1	Analog	Analog-to-digital converter input 4.
	C0o	0	TTL	Analog comparator 0 output.
A2	CCP1	I/O	TTL	Capture/Compare/PWM 1.
	EPIOS30	I/O	TTL	EPI module 0 signal 30.
	I2SOTXWS	I/O	TTL	I ² S module 0 transmit word select.
	U1DTR	0	TTL	UART module 1 Data Terminal Ready modem status input signal.
	PD6	I/O	TTL	GPIO port D bit 6.
	AIN5	I	Analog	Analog-to-digital converter input 5.
A3	EPIOS29	I/O	TTL	EPI module 0 signal 29.
/ 13	I2S0TXSCK	I/O	TTL	I ² S module 0 transmit clock.
	U2Tx	0	TTL	UART module 2 transmit. When in IrDA mode, this signal has IrDA modulation.
	PE2	I/O	TTL	GPIO port E bit 2.
	AIN9	1	Analog	Analog-to-digital converter input 9.
A4	CCP2	I/O	TTL	Capture/Compare/PWM 2.
A4	CCP4	I/O	TTL	Capture/Compare/PWM 4.
	EPIOS24	I/O	TTL	EPI module 0 signal 24.
	SSI1Rx	1	TTL	SSI module 1 receive.
A5	GNDA	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
	PB4	I/O	TTL	GPIO port B bit 4.
	AIN10	I	Analog	Analog-to-digital converter input 10.
	C0-	I	Analog	Analog comparator 0 negative input.
	CAN0Rx	1	TTL	CAN module 0 receive.
A6	EPIOS23	I/O	TTL	EPI module 0 signal 23.
	U1Rx	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
	U2Rx	I	TTL	UART module 2 receive. When in IrDA mode, this signal has IrDA modulation.

Table 23-7. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
	PB6	I/O	TTL	GPIO port B bit 6.
	C0+	I	Analog	Analog comparator 0 positive input.
	C0o	0	TTL	Analog comparator 0 output.
	CCP1	I/O	TTL	Capture/Compare/PWM 1.
	CCP5	I/O	TTL	Capture/Compare/PWM 5.
A7	CCP7	I/O	TTL	Capture/Compare/PWM 7.
	I2S0TXSCK	I/O	TTL	I ² S module 0 transmit clock.
	VREFA	ı	Analog	This input provides a reference voltage used to specify the input voltage at which the ADC converts to a maximum value. In other words, the voltage that is applied to VREFA is the voltage with which an AINn signal is converted to 1023. The VREFA input is limited to the range specified in Table 25-35 on page 1227.
A8	PB7	I/O	TTL	GPIO port B bit 7.
A6	NMI	I	TTL	Non-maskable interrupt.
	PC0	I/O	TTL	GPIO port C bit 0.
A9	SWCLK	1	TTL	JTAG/SWD CLK.
	TCK	1	TTL	JTAG/SWD CLK.
	PC3	I/O	TTL	GPIO port C bit 3.
A10	SWO	0	TTL	JTAG TDO and SWO.
	TDO	0	TTL	JTAG TDO and SWO.
	PB2	I/O	TTL	GPIO port B bit 2.
	CCP0	I/O	TTL	Capture/Compare/PWM 0.
A11	CCP3	I/O	TTL	Capture/Compare/PWM 3.
, <u> </u>	I2C0SCL	I/O	OD	I ² C module 0 clock.
	USB0EPEN	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.
	PE1	I/O	TTL	GPIO port E bit 1.
	CCP2	I/O	TTL	Capture/Compare/PWM 2.
A12	CCP6	I/O	TTL	Capture/Compare/PWM 6.
	EPIOS9	I/O	TTL	EPI module 0 signal 9.
	SSI1Fss	I/O	TTL	SSI module 1 frame.
	PE7	I/O	TTL	GPIO port E bit 7.
D4	AIN0	I	Analog	Analog-to-digital converter input 0.
B1 —	C20	0	TTL	Analog comparator 2 output.
	U1DCD	I	TTL	UART module 1 Data Carrier Detect modem status input signal.
	PE4	I/O	TTL	GPIO port E bit 4.
	AIN3	ı	Analog	Analog-to-digital converter input 3.
	CCP2	I/O	TTL	Capture/Compare/PWM 2.
B2	CCP3	I/O	TTL	Capture/Compare/PWM 3.
	I2S0TXWS	I/O	TTL	I ² S module 0 transmit word select.
	U2Tx	0	TTL	UART module 2 transmit. When in IrDA mode, this signal has IrDA modulation.

Table 23-7. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
	PE5	I/O	TTL	GPIO port E bit 5.
В3	AIN2	I	Analog	Analog-to-digital converter input 2.
В3	CCP5	I/O	TTL	Capture/Compare/PWM 5.
	I2S0TXSD	I/O	TTL	I ² S module 0 transmit data.
	PE3	I/O	TTL	GPIO port E bit 3.
	AIN8	1	Analog	Analog-to-digital converter input 8.
B4	CCP1	I/O	TTL	Capture/Compare/PWM 1.
Б4	CCP7	I/O	TTL	Capture/Compare/PWM 7.
	EPI0S25	I/O	TTL	EPI module 0 signal 25.
	SSI1Tx	0	TTL	SSI module 1 transmit.
	PD4	I/O	TTL	GPIO port D bit 4.
	AIN7	I	Analog	Analog-to-digital converter input 7.
	CCP0	I/O	TTL	Capture/Compare/PWM 0.
B5	CCP3	I/O	TTL	Capture/Compare/PWM 3.
	EPIOS19	I/O	TTL	EPI module 0 signal 19.
	I2S0RXSD	I/O	TTL	I ² S module 0 receive data.
	U1RI	1	TTL	UART module 1 Ring Indicator modem status input signal.
	PJ1	I/O	TTL	GPIO port J bit 1.
	EPI0S17	I/O	TTL	EPI module 0 signal 17.
B6	I2C1SDA	I/O	OD	I ² C module 1 data.
	USB0PFLT	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.
	PB5	I/O	TTL	GPIO port B bit 5.
	AIN11	I	Analog	Analog-to-digital converter input 11.
	C0o	0	TTL	Analog comparator 0 output.
	C1-	I	Analog	Analog comparator 1 negative input.
	CAN0Tx	0	TTL	CAN module 0 transmit.
В7	CCP0	I/O	TTL	Capture/Compare/PWM 0.
	CCP2	I/O	TTL	Capture/Compare/PWM 2.
	CCP5	I/O	TTL	Capture/Compare/PWM 5.
	CCP6	I/O	TTL	Capture/Compare/PWM 6.
	EPI0S22	I/O	TTL	EPI module 0 signal 22.
	UlTx	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
B8	PC2	I/O	TTL	GPIO port C bit 2.
	TDI	I	TTL	JTAG TDI.
	PC1	I/O	TTL	GPIO port C bit 1.
В9	SWDIO	I/O	TTL	JTAG TMS and SWDIO.
	TMS	ı	TTL	JTAG TMS and SWDIO.

Table 23-7. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
	PH4	I/O	TTL	GPIO port H bit 4.
	EPIOS10	I/O	TTL	EPI module 0 signal 10.
B10	SSI1Clk	I/O	TTL	SSI module 1 clock.
	USB0PFLT	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.
	PE0	I/O	TTL	GPIO port E bit 0.
	CCP3	I/O	TTL	Capture/Compare/PWM 3.
B11	EPIOS8	I/O	TTL	EPI module 0 signal 8.
	SSI1Clk	I/O	TTL	SSI module 1 clock.
	USB0PFLT	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.
B12	USB0RBIAS	0	Analog	9.1-k Ω resistor (1% precision) used internally for USB analog circuitry.
C1	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
C2	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
С3	VDDC	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
C4	GND	-	Power	Ground reference for logic and I/O pins.
C5	GND	-	Power	Ground reference for logic and I/O pins.
	PD5	I/O	TTL	GPIO port D bit 5.
	AIN6	I	Analog	Analog-to-digital converter input 6.
	CCP2	I/O	TTL	Capture/Compare/PWM 2.
C6	CCP4	I/O	TTL	Capture/Compare/PWM 4.
	EPIOS28	I/O	TTL	EPI module 0 signal 28.
	I2S0RXMCLK	I/O	TTL	I ² S module 0 receive master clock.
	U2Rx	I	TTL	UART module 2 receive. When in IrDA mode, this signal has IrDA modulation.
C7	VDDA	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. VDDA pins must be connected to 3.3 V, regardless of system implementation.
	PH1	I/O	TTL	GPIO port H bit 1.
C8	CCP7	I/O	TTL	Capture/Compare/PWM 7.
	EPIOS7	I/O	TTL	EPI module 0 signal 7.
	PH0	I/O	TTL	GPIO port H bit 0.
C9	CCP6	I/O	TTL	Capture/Compare/PWM 6.
	EPI0S6	I/O	TTL	EPI module 0 signal 6.
	PG7	I/O	TTL	GPIO port G bit 7.
C10	CCP5	I/O	TTL	Capture/Compare/PWM 5.
	EPIOS31	I/O	TTL	EPI module 0 signal 31.
C11	USB0DM	I/O	Analog	Bidirectional differential data pin (D- per USB specification) for USB0.
C12	USB0DP	I/O	Analog	Bidirectional differential data pin (D+ per USB specification) for USB0.

Table 23-7. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
D1	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
D2	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
D3	VDDC	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	РН3	I/O	TTL	GPIO port H bit 3.
D10	EPIOSO	I/O	TTL	EPI module 0 signal 0.
	USB0EPEN	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.
	PH2	I/O	TTL	GPIO port H bit 2.
D11	Clo	0	TTL	Analog comparator 1 output.
	EPIOS1	I/O	TTL	EPI module 0 signal 1.
	PB1	I/O	TTL	GPIO port B bit 1.
	CCP1	I/O	TTL	Capture/Compare/PWM 1.
	CCP2	I/O	TTL	Capture/Compare/PWM 2.
D12	UlTx	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
	USB0VBUS	I/O	Analog	This signal is used during the session request protocol. This signal allows the USB PHY to both sense the voltage level of VBUS, and pull up VBUS momentarily during VBUS pulsing.
E1	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
E2	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
E3	LDO	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDDC pins at the board level in addition to the decoupling capacitor(s).
E10	VDD	-	Power	Positive supply for I/O and some logic.
	PB3	I/O	TTL	GPIO port B bit 3.
E11	I2C0SDA	I/O	OD	I ² C module 0 data.
	USB0PFLT	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.
	PB0	I/O	TTL	GPIO port B bit 0.
	CCP0	I/O	TTL	Capture/Compare/PWM 0.
E12	U1Rx	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
	USB0ID	I	Analog	This signal senses the state of the USB ID signal. The USB PHY enables an integrated pull-up, and an external element (USB connector) indicates the initial state of the USB controller (pulled down is the A side of the cable and pulled up is the B side).
F1	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
F2	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
	PJ0	I/O	TTL	GPIO port J bit 0.
F3	EPIOS16	I/O	TTL	EPI module 0 signal 16.
	I2C1SCL	I/O	OD	I ² C module 1 clock.

Table 23-7. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
	РН5	I/O	TTL	GPIO port H bit 5.
F10	EPIOS11	I/O	TTL	EPI module 0 signal 11.
	SSI1Fss	I/O	TTL	SSI module 1 frame.
F11	GND	-	Power	Ground reference for logic and I/O pins.
F12	GND	-	Power	Ground reference for logic and I/O pins.
	PD0	I/O	TTL	GPIO port D bit 0.
	AIN15	I	Analog	Analog-to-digital converter input 15.
	CAN0Rx	I	TTL	CAN module 0 receive.
	CCP6	I/O	TTL	Capture/Compare/PWM 6.
G1	I2S0RXSCK	I/O	TTL	I ² S module 0 receive clock.
	U1CTS	I	TTL	UART module 1 Clear To Send modem status input signal.
	U1Rx	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
	U2Rx	I	TTL	UART module 2 receive. When in IrDA mode, this signal has IrDA modulation.
	PD1	I/O	TTL	GPIO port D bit 1.
	AIN14	I	Analog	Analog-to-digital converter input 14.
	CAN0Tx	0	TTL	CAN module 0 transmit.
	CCP2	I/O	TTL	Capture/Compare/PWM 2.
	CCP7	I/O	TTL	Capture/Compare/PWM 7.
G2	I2S0RXWS	I/O	TTL	I ² S module 0 receive word select.
	U1DCD	1	TTL	UART module 1 Data Carrier Detect modem status input signal.
	UlTx	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
	U2Tx	0	TTL	UART module 2 transmit. When in IrDA mode, this signal has IrDA modulation.
	РНб	I/O	TTL	GPIO port H bit 6.
G3	EPIOS26	I/O	TTL	EPI module 0 signal 26.
	SSI1Rx	I	TTL	SSI module 1 receive.
G10	VDD	-	Power	Positive supply for I/O and some logic.
G11	VDD	-	Power	Positive supply for I/O and some logic.
G12	VDD	-	Power	Positive supply for I/O and some logic.
	PD3	I/O	TTL	GPIO port D bit 3.
	AIN12	I	Analog	Analog-to-digital converter input 12.
	CCP0	I/O	TTL	Capture/Compare/PWM 0.
H1	CCP7	I/O	TTL	Capture/Compare/PWM 7.
	EPIOS21	I/O	TTL	EPI module 0 signal 21.
	UlTx	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.

Table 23-7. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description	
	PD2	I/O	TTL	GPIO port D bit 2.	
	AIN13	I	Analog	Analog-to-digital converter input 13.	
	CCP5	I/O	TTL	Capture/Compare/PWM 5.	
H2	CCP6	I/O	TTL	Capture/Compare/PWM 6.	
	EPIOS20	I/O	TTL	EPI module 0 signal 20.	
	U1Rx	ı	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.	
	PH7	I/O	TTL	GPIO port H bit 7.	
H3	EPIOS27	I/O	TTL	EPI module 0 signal 27.	
	SSI1Tx	0	TTL	SSI module 1 transmit.	
H10	VDD	-	Power	Positive supply for I/O and some logic.	
H11	RST	I	TTL	System reset input.	
	PF1	I/O	TTL	GPIO port F bit 1.	
	CAN1Tx	0	TTL	CAN module 1 transmit.	
H12	CCP3	I/O	TTL	Capture/Compare/PWM 3.	
	I2S0TXMCLK	I/O	TTL	I ² S module 0 transmit master clock.	
	U1RTS	0	TTL	UART module 1 Request to Send modem output control line.	
J1	XTALNPHY	0	Analog	Ethernet PHY XTALN 25-MHz oscillator crystal output.	
J2	XTALPPHY	I	Analog	Ethernet PHY XTALP 25-MHz oscillator crystal input.	
J3	ERBIAS	0	Analog	12.4-kΩ resistor (1% precision) used internally for Ethernet PHY.	
J10	GND	-	Power	Ground reference for logic and I/O pins.	
	PF2	I/O	TTL	GPIO port F bit 2.	
J11	LED1	0	TTL	Ethernet LED 1.	
	SSI1Clk	I/O	TTL	SSI module 1 clock.	
	PF3	I/O	TTL	GPIO port F bit 3.	
J12	LED0	0	TTL	Ethernet LED 0.	
	SSI1Fss	I/O	TTL	SSI module 1 frame.	
	PG0	I/O	TTL	GPIO port G bit 0.	
	EPIOS13	I/O	TTL	EPI module 0 signal 13.	
	I2C1SCL	I/O	OD	I ² C module 1 clock.	
K1	U2Rx	I	TTL	UART module 2 receive. When in IrDA mode, this signal has IrDA modulation.	
	USB0EPEN	0	TTL	Optionally used in Host mode to control an external power sol to supply power to the USB bus.	
	PG1	I/O	TTL	GPIO port G bit 1.	
	EPIOS14	I/O	TTL	EPI module 0 signal 14.	
K2	I2C1SDA	I/O	OD	I ² C module 1 data.	
	U2Tx	0	TTL	UART module 2 transmit. When in IrDA mode, this signal has IrDA modulation.	

Table 23-7. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
	PF5	I/O	TTL	GPIO port F bit 5.
	Clo	0	TTL	Analog comparator 1 output.
К3	CCP2	I/O	TTL	Capture/Compare/PWM 2.
	EPI0S15	I/O	TTL	EPI module 0 signal 15.
	SSI1Tx	0	TTL	SSI module 1 transmit.
	PF4	I/O	TTL	GPIO port F bit 4.
	C0o	0	TTL	Analog comparator 0 output.
K4	CCP0	I/O	TTL	Capture/Compare/PWM 0.
	EPI0S12	I/O	TTL	EPI module 0 signal 12.
	SSI1Rx	I	TTL	SSI module 1 receive.
K5	GND	-	Power	Ground reference for logic and I/O pins.
	PJ2	I/O	TTL	GPIO port J bit 2.
K6	CCP0	I/O	TTL	Capture/Compare/PWM 0.
	EPIOS18	I/O	TTL	EPI module 0 signal 18.
K7	VDD	-	Power	Positive supply for I/O and some logic.
K8	VDD	-	Power	Positive supply for I/O and some logic.
K9	VDD	-	Power	Positive supply for I/O and some logic.
K10	GND	-	Power	Ground reference for logic and I/O pins.
K11	xosc0	I	Analog	Hibernation module oscillator crystal input or an external clock reference input. Note that this is either a 4.194304-MHz crystal or a 32.768-kHz oscillator for the Hibernation module RTC. See the CLKSEL bit in the HIBCTL register.
K12	XOSC1	0	Analog	Hibernation module oscillator crystal output. Leave unconnected when using a single-ended clock source.
	PC4	I/O	TTL	GPIO port C bit 4.
	CCP1	I/O	TTL	Capture/Compare/PWM 1.
	CCP2	I/O	TTL	Capture/Compare/PWM 2.
L1 -	CCP4	I/O	TTL	Capture/Compare/PWM 4.
	CCP5	I/O	TTL	Capture/Compare/PWM 5.
	EPI0S2	I/O	TTL	EPI module 0 signal 2.
	PC7	I/O	TTL	GPIO port C bit 7.
	Clo	0	TTL	Analog comparator 1 output.
	C2-	ı	Analog	Analog comparator 2 negative input.
	CCP0	I/O	TTL	Capture/Compare/PWM 0.
L2	CCP4	I/O	TTL	Capture/Compare/PWM 4.
	EPI0S5	I/O	TTL	EPI module 0 signal 5.
	UlTx	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
	USB0PFLT	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.

Table 23-7. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
	PA0	I/O	TTL	GPIO port A bit 0.
	I2C1SCL	I/O	OD	I ² C module 1 clock.
L3	U0Rx	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
	U1Rx	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
	PA3	I/O	TTL	GPIO port A bit 3.
L4	I2S0RXMCLK	I/O	TTL	I ² S module 0 receive master clock.
	SSI0Fss	I/O	TTL	SSI module 0 frame.
	PA4	I/O	TTL	GPIO port A bit 4.
L5	CAN0Rx	I	TTL	CAN module 0 receive.
	I2SOTXSCK	I/O	TTL	I ² S module 0 transmit clock.
	SSI0Rx	I	TTL	SSI module 0 receive.
	PA6	I/O	TTL	GPIO port A bit 6.
	CAN0Rx	I	TTL	CAN module 0 receive.
	CCP1	I/O	TTL	Capture/Compare/PWM 1.
L6	I2C1SCL	I/O	OD	I ² C module 1 clock.
	U1CTS	I	TTL	UART module 1 Clear To Send modem status input signal.
	USB0EPEN	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.
L7	RXIN	I	Analog	RXIN of the Ethernet PHY.
L8	TXON	0	TTL	TXON of the Ethernet PHY.
L9	MDIO	I/O	OD	MDIO of the Ethernet PHY.
L10	GND	-	Power	Ground reference for logic and I/O pins.
L11	OSC0	I	Analog	Main oscillator crystal input or an external clock reference input.
L12	VBAT	-	Power	Power source for the Hibernation module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation module power-source supply.
	PC5	I/O	TTL	GPIO port C bit 5.
	C0o	0	TTL	Analog comparator 0 output.
	C1+	I	Analog	Analog comparator 1 positive input.
	Clo	0	TTL	Analog comparator 1 output.
M1	CCP1	I/O	TTL	Capture/Compare/PWM 1.
	CCP3	I/O	TTL	Capture/Compare/PWM 3.
	EPI0S3	I/O	TTL	EPI module 0 signal 3.
	USB0EPEN	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.

Table 23-7. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
	PC6	I/O	TTL	GPIO port C bit 6.
	C2+	1	Analog	Analog comparator 2 positive input.
	C2o	0	TTL	Analog comparator 2 output.
	CCP0	I/O	TTL	Capture/Compare/PWM 0.
M2	CCP3	I/O	TTL	Capture/Compare/PWM 3.
	EPI0S4	I/O	TTL	EPI module 0 signal 4.
	UlRx	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
	USB0PFLT	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.
	PA1	I/O	TTL	GPIO port A bit 1.
	I2C1SDA	I/O	OD	I ² C module 1 data.
M3	U0Tx	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
	UlTx	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
	PA2	I/O	TTL	GPIO port A bit 2.
M4	I2S0RXSD	I/O	TTL	I ² S module 0 receive data.
	SSIOClk	I/O	TTL	SSI module 0 clock.
	PA5	I/O	TTL	GPIO port A bit 5.
N45	CAN0Tx	0	TTL	CAN module 0 transmit.
M5 —	I2SOTXWS	I/O	TTL	I ² S module 0 transmit word select.
	SSI0Tx	0	TTL	SSI module 0 transmit.
	PA7	I/O	TTL	GPIO port A bit 7.
	CAN0Tx	0	TTL	CAN module 0 transmit.
	CCP3	I/O	TTL	Capture/Compare/PWM 3.
M6	CCP4	I/O	TTL	Capture/Compare/PWM 4.
	I2C1SDA	I/O	OD	I ² C module 1 data.
	U1DCD	1	TTL	UART module 1 Data Carrier Detect modem status input signal.
	USB0PFLT	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.
M7	RXIP	1	Analog	RXIP of the Ethernet PHY.
M8	TXOP	0	TTL	TXOP of the Ethernet PHY.
	PF0	I/O	TTL	GPIO port F bit 0.
M9	CAN1Rx	I	TTL	CAN module 1 receive.
IVIS	I2S0TXSD	I/O	TTL	I ² S module 0 transmit data.
	U1DSR	I	TTL	UART module 1 Data Set Ready modem output control line.
M10	WAKE	I	TTL	An external input that brings the processor out of Hibernate mode when asserted.
M11	OSC1	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
M12	HIB	0	OD	An output that indicates the processor is in Hibernate mode.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 23-8. Signals by Signal Name

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
AIN0	B1	PE7	I	Analog	Analog-to-digital converter input 0.
AIN1	A1	PE6	Į	Analog	Analog-to-digital converter input 1.
AIN2	В3	PE5	Į	Analog	Analog-to-digital converter input 2.
AIN3	B2	PE4	Į	Analog	Analog-to-digital converter input 3.
AIN4	A2	PD7	I	Analog	Analog-to-digital converter input 4.
AIN5	A3	PD6	I	Analog	Analog-to-digital converter input 5.
AIN6	C6	PD5	I	Analog	Analog-to-digital converter input 6.
AIN7	B5	PD4	I	Analog	Analog-to-digital converter input 7.
AIN8	B4	PE3	I	Analog	Analog-to-digital converter input 8.
AIN9	A4	PE2	I	Analog	Analog-to-digital converter input 9.
AIN10	A6	PB4	I	Analog	Analog-to-digital converter input 10.
AIN11	В7	PB5	I	Analog	Analog-to-digital converter input 11.
AIN12	H1	PD3	I	Analog	Analog-to-digital converter input 12.
AIN13	H2	PD2	I	Analog	Analog-to-digital converter input 13.
AIN14	G2	PD1	I	Analog	Analog-to-digital converter input 14.
AIN15	G1	PD0	I	Analog	Analog-to-digital converter input 15.
C0+	A7	PB6	I	Analog	Analog comparator 0 positive input.
C0-	A6	PB4	I	Analog	Analog comparator 0 negative input.
C0o	M1 K4 A7 B7 A2	PC5 (3) PF4 (2) PB6 (3) PB5 (1) PD7 (2)	0	TTL	Analog comparator 0 output.
C1+	M1	PC5	I	Analog	Analog comparator 1 positive input.
C1-	B7	PB5	I	Analog	Analog comparator 1 negative input.
Clo	A1 L2 M1 K3 D11	PE6 (2) PC7 (7) PC5 (2) PF5 (2) PH2 (2)	0	TTL	Analog comparator 1 output.
C2+	M2	PC6	ı	Analog	Analog comparator 2 positive input.
C2-	L2	PC7	I	Analog	Analog comparator 2 negative input.
C2o	B1 M2	PE7 (2) PC6 (3)	0	TTL	Analog comparator 2 output.
CANORX	G1 L5 L6 A6	PD0 (2) PA4 (5) PA6 (6) PB4 (5)	I	TTL	CAN module 0 receive.
CANOTX	G2 M5 M6 B7	PD1 (2) PA5 (5) PA7 (6) PB5 (5)	0	TTL	CAN module 0 transmit.
CAN1Rx	M9	PF0 (1)	I	TTL	CAN module 1 receive.
CAN1Tx	H12	PF1 (1)	0	TTL	CAN module 1 transmit.

Table 23-8. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
CCP0	H1 L2 M2 K6 K4 E12 A11 B7 B5	PD3 (4) PC7 (4) PC6 (6) PJ2 (9) PF4 (1) PB0 (1) PB2 (5) PB5 (4) PD4 (1)	I/O	TTL	Capture/Compare/PWM 0.
CCP1	M1 L1 L6 D12 A7 B4 A2	PC5 (1) PC4 (9) PA6 (2) PB1 (4) PB6 (1) PE3 (1) PD7 (3)	I/O	TTL	Capture/Compare/PWM 1.
CCP2	B2 G2 L1 K3 D12 A12 B7 A4 C6	PE4 (6) PD1 (10) PC4 (5) PF5 (1) PB1 (1) PE1 (4) PB5 (6) PE2 (5) PD5 (1)	I/O	TTL	Capture/Compare/PWM 2.
CCP3	B2 M2 M1 M6 H12 A11 B11 B5	PE4 (1) PC6 (1) PC5 (5) PA7 (7) PF1 (10) PB2 (4) PE0 (3) PD4 (2)	I/O	TTL	Capture/Compare/PWM 3.
CCP4	L2 L1 M6 A4 C6	PC7 (1) PC4 (6) PA7 (2) PE2 (1) PD5 (2)	I/O	TTL	Capture/Compare/PWM 4.
CCP5	B3 H2 L1 C10 A7 B7	PE5 (1) PD2 (4) PC4 (1) PG7 (8) PB6 (6) PB5 (2)	I/O	TTL	Capture/Compare/PWM 5.
CCP6	G1 H2 A12 C9 B7	PD0 (6) PD2 (2) PE1 (5) PH0 (1) PB5 (3)	I/O	TTL	Capture/Compare/PWM 6.
CCP7	G2 H1 C8 A7 B4	PD1 (6) PD3 (2) PH1 (1) PB6 (2) PE3 (5)	I/O	TTL	Capture/Compare/PWM 7.
EPI0S0	D10	PH3 (8)	I/O	TTL	EPI module 0 signal 0.

Table 23-8. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
EPI0S1	D11	PH2 (8)	I/O	TTL	EPI module 0 signal 1.
EPI0S2	L1	PC4 (8)	I/O	TTL	EPI module 0 signal 2.
EPIOS3	M1	PC5 (8)	I/O	TTL	EPI module 0 signal 3.
EPI0S4	M2	PC6 (8)	I/O	TTL	EPI module 0 signal 4.
EPIOS5	L2	PC7 (8)	I/O	TTL	EPI module 0 signal 5.
EPI0S6	C9	PH0 (8)	I/O	TTL	EPI module 0 signal 6.
EPIOS7	C8	PH1 (8)	I/O	TTL	EPI module 0 signal 7.
EPIOS8	B11	PE0 (8)	I/O	TTL	EPI module 0 signal 8.
EPIOS9	A12	PE1 (8)	I/O	TTL	EPI module 0 signal 9.
EPIOS10	B10	PH4 (8)	I/O	TTL	EPI module 0 signal 10.
EPI0S11	F10	PH5 (8)	I/O	TTL	EPI module 0 signal 11.
EPI0S12	K4	PF4 (8)	I/O	TTL	EPI module 0 signal 12.
EPIOS13	K1	PG0 (8)	I/O	TTL	EPI module 0 signal 13.
EPIOS14	K2	PG1 (8)	I/O	TTL	EPI module 0 signal 14.
EPIOS15	K3	PF5 (8)	I/O	TTL	EPI module 0 signal 15.
EPIOS16	F3	PJ0 (8)	I/O	TTL	EPI module 0 signal 16.
EPIOS17	В6	PJ1 (8)	I/O	TTL	EPI module 0 signal 17.
EPIOS18	K6	PJ2 (8)	I/O	TTL	EPI module 0 signal 18.
EPIOS19	B5	PD4 (10)	I/O	TTL	EPI module 0 signal 19.
EPI0S20	H2	PD2 (8)	I/O	TTL	EPI module 0 signal 20.
EPI0S21	H1	PD3 (8)	I/O	TTL	EPI module 0 signal 21.
EPI0S22	B7	PB5 (8)	I/O	TTL	EPI module 0 signal 22.
EPIOS23	A6	PB4 (8)	I/O	TTL	EPI module 0 signal 23.
EPI0S24	A4	PE2 (8)	I/O	TTL	EPI module 0 signal 24.
EPI0S25	B4	PE3 (8)	I/O	TTL	EPI module 0 signal 25.
EPIOS26	G3	PH6 (8)	I/O	TTL	EPI module 0 signal 26.
EPIOS27	H3	PH7 (8)	I/O	TTL	EPI module 0 signal 27.
EPIOS28	C6	PD5 (10)	I/O	TTL	EPI module 0 signal 28.
EPIOS29	A3	PD6 (10)	I/O	TTL	EPI module 0 signal 29.
EPIOS30	A2	PD7 (10)	I/O	TTL	EPI module 0 signal 30.
EPIOS31	C10	PG7 (9)	I/O	TTL	EPI module 0 signal 31.
ERBIAS	J3	fixed	0	Analog	12.4-k Ω resistor (1% precision) used internally for Ethernet PHY.
GND	C4 C5 K5 L10 K10 J10 F11 F12	fixed	-	Power	Ground reference for logic and I/O pins.

Table 23-8. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
GNDA	A5	fixed	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
HIB	M12	fixed	0	OD	An output that indicates the processor is in Hibernate mode.
I2C0SCL	A11	PB2 (1)	I/O	OD	I ² C module 0 clock.
I2C0SDA	E11	PB3 (1)	I/O	OD	I ² C module 0 data.
I2C1SCL	F3 K1 L3 L6	PJ0 (11) PG0 (3) PA0 (8) PA6 (1)	I/O	OD	I ² C module 1 clock.
I2C1SDA	K2 M3 M6 B6	PG1 (3) PA1 (8) PA7 (1) PJ1 (11)	I/O	OD	I ² C module 1 data.
I2S0RXMCLK	L4 C6	PA3 (9) PD5 (8)	I/O	TTL	I ² S module 0 receive master clock.
I2S0RXSCK	G1	PD0 (8)	I/O	TTL	I ² S module 0 receive clock.
I2S0RXSD	M4 B5	PA2 (9) PD4 (8)	I/O	TTL	I ² S module 0 receive data.
I2S0RXWS	G2	PD1 (8)	I/O	TTL	I ² S module 0 receive word select.
I2S0TXMCLK	H12	PF1 (8)	I/O	TTL	I ² S module 0 transmit master clock.
I2SOTXSCK	L5 A7 A3	PA4 (9) PB6 (9) PD6 (8)	I/O	TTL	I ² S module 0 transmit clock.
I2S0TXSD	B3 M9	PE5 (9) PF0 (8)	I/O	TTL	I ² S module 0 transmit data.
I2SOTXWS	B2 M5 A2	PE4 (9) PA5 (9) PD7 (8)	I/O	TTL	I ² S module 0 transmit word select.
LDO	E3	fixed	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDDC pins at the board level in addition to the decoupling capacitor(s).
LED0	J12	PF3 (1)	0	TTL	Ethernet LED 0.
LED1	J11	PF2 (1)	0	TTL	Ethernet LED 1.
MDIO	L9	fixed	I/O	OD	MDIO of the Ethernet PHY.
NC	C1 C2 D2 D1 E1 E2 F1 F2	fixed	-	-	No connect. Leave the pin electrically unconnected/isolated.
NMI	A8	PB7 (4)	I	TTL	Non-maskable interrupt.

Table 23-8. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
osc0	L11	fixed	I	Analog	Main oscillator crystal input or an external clock reference input.
OSC1	M11	fixed	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
PA0	L3	-	I/O	TTL	GPIO port A bit 0.
PA1	M3	-	I/O	TTL	GPIO port A bit 1.
PA2	M4	-	I/O	TTL	GPIO port A bit 2.
PA3	L4	-	I/O	TTL	GPIO port A bit 3.
PA4	L5	-	I/O	TTL	GPIO port A bit 4.
PA5	M5	-	I/O	TTL	GPIO port A bit 5.
PA6	L6	-	I/O	TTL	GPIO port A bit 6.
PA7	M6	-	I/O	TTL	GPIO port A bit 7.
PB0	E12	-	I/O	TTL	GPIO port B bit 0.
PB1	D12	-	I/O	TTL	GPIO port B bit 1.
PB2	A11	-	I/O	TTL	GPIO port B bit 2.
PB3	E11	-	I/O	TTL	GPIO port B bit 3.
PB4	A6	-	I/O	TTL	GPIO port B bit 4.
PB5	B7	-	I/O	TTL	GPIO port B bit 5.
PB6	A7	-	I/O	TTL	GPIO port B bit 6.
PB7	A8	-	I/O	TTL	GPIO port B bit 7.
PC0	A9	-	I/O	TTL	GPIO port C bit 0.
PC1	В9	-	I/O	TTL	GPIO port C bit 1.
PC2	B8	-	I/O	TTL	GPIO port C bit 2.
PC3	A10	-	I/O	TTL	GPIO port C bit 3.
PC4	L1	-	I/O	TTL	GPIO port C bit 4.
PC5	M1	-	I/O	TTL	GPIO port C bit 5.
PC6	M2	-	I/O	TTL	GPIO port C bit 6.
PC7	L2	-	I/O	TTL	GPIO port C bit 7.
PD0	G1	-	I/O	TTL	GPIO port D bit 0.
PD1	G2	-	I/O	TTL	GPIO port D bit 1.
PD2	H2	-	I/O	TTL	GPIO port D bit 2.
PD3	H1	-	I/O	TTL	GPIO port D bit 3.
PD4	B5	-	I/O	TTL	GPIO port D bit 4.
PD5	C6	-	I/O	TTL	GPIO port D bit 5.
PD6	A3	-	I/O	TTL	GPIO port D bit 6.
PD7	A2	-	I/O	TTL	GPIO port D bit 7.
PE0	B11	-	I/O	TTL	GPIO port E bit 0.
PE1	A12	-	I/O	TTL	GPIO port E bit 1.
PE2	A4	-	I/O	TTL	GPIO port E bit 2.
PE3	B4	-	I/O	TTL	GPIO port E bit 3.
PE4	B2	-	I/O	TTL	GPIO port E bit 4.

Table 23-8. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
PE5	В3	-	I/O	TTL	GPIO port E bit 5.
PE6	A1	-	I/O	TTL	GPIO port E bit 6.
PE7	B1	-	I/O	TTL	GPIO port E bit 7.
PF0	M9	-	I/O	TTL	GPIO port F bit 0.
PF1	H12	-	I/O	TTL	GPIO port F bit 1.
PF2	J11	-	I/O	TTL	GPIO port F bit 2.
PF3	J12	-	I/O	TTL	GPIO port F bit 3.
PF4	K4	-	I/O	TTL	GPIO port F bit 4.
PF5	K3	-	I/O	TTL	GPIO port F bit 5.
PG0	K1	-	I/O	TTL	GPIO port G bit 0.
PG1	K2	-	I/O	TTL	GPIO port G bit 1.
PG7	C10	-	I/O	TTL	GPIO port G bit 7.
PH0	C9	-	I/O	TTL	GPIO port H bit 0.
PH1	C8	-	I/O	TTL	GPIO port H bit 1.
PH2	D11	-	I/O	TTL	GPIO port H bit 2.
РН3	D10	-	I/O	TTL	GPIO port H bit 3.
PH4	B10	-	I/O	TTL	GPIO port H bit 4.
PH5	F10	-	I/O	TTL	GPIO port H bit 5.
РН6	G3	-	I/O	TTL	GPIO port H bit 6.
PH7	H3	-	I/O	TTL	GPIO port H bit 7.
РЈ0	F3	-	I/O	TTL	GPIO port J bit 0.
PJ1	В6	-	I/O	TTL	GPIO port J bit 1.
PJ2	K6	-	I/O	TTL	GPIO port J bit 2.
RST	H11	fixed	1	TTL	System reset input.
RXIN	L7	fixed	I	Analog	RXIN of the Ethernet PHY.
RXIP	M7	fixed	1	Analog	RXIP of the Ethernet PHY.
SSIOClk	M4	PA2 (1)	I/O	TTL	SSI module 0 clock.
SSI0Fss	L4	PA3 (1)	I/O	TTL	SSI module 0 frame.
SSIORx	L5	PA4 (1)	I	TTL	SSI module 0 receive.
SSIOTx	M5	PA5 (1)	0	TTL	SSI module 0 transmit.
SSI1Clk	J11 B11 B10	PF2 (9) PE0 (2) PH4 (11)	I/O	TTL	SSI module 1 clock.
SSI1Fss	J12 F10 A12	PF3 (9) PH5 (11) PE1 (2)	I/O	TTL	SSI module 1 frame.
SSI1Rx	K4 G3 A4	PF4 (9) PH6 (11) PE2 (2)	I	TTL	SSI module 1 receive.
SSI1Tx	H3 K3 B4	PH7 (11) PF5 (9) PE3 (2)	0	TTL	SSI module 1 transmit.
SWCLK	A9	PC0 (3)	1	TTL	JTAG/SWD CLK.

Table 23-8. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
SWDIO	B9	PC1 (3)	I/O	TTL	JTAG TMS and SWDIO.
SWO	A10	PC3 (3)	0	TTL	JTAG TDO and SWO.
TCK	A9	PC0 (3)	I	TTL	JTAG/SWD CLK.
TDI	B8	PC2 (3)	I	TTL	JTAG TDI.
TDO	A10	PC3 (3)	0	TTL	JTAG TDO and SWO.
TMS	В9	PC1 (3)	I	TTL	JTAG TMS and SWDIO.
TXON	L8	fixed	0	TTL	TXON of the Ethernet PHY.
TXOP	M8	fixed	0	TTL	TXOP of the Ethernet PHY.
UORx	L3	PA0 (1)	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
UOTx	M3	PA1 (1)	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
Ulcts	A1 G1 L6	PE6 (9) PD0 (9) PA6 (9)	I	TTL	UART module 1 Clear To Send modem status input signal.
UlDCD	B1 G2 M6	PE7 (9) PD1 (9) PA7 (9)	I	TTL	UART module 1 Data Carrier Detect modem status input signal.
Uldsr	M9	PF0 (9)	I	TTL	UART module 1 Data Set Ready modem output control line.
U1DTR	A2	PD7 (9)	0	TTL	UART module 1 Data Terminal Ready modem status input signal.
UlRI	B5	PD4 (9)	I	TTL	UART module 1 Ring Indicator modem status input signal.
Ulrts	H12	PF1 (9)	0	TTL	UART module 1 Request to Send modem output control line.
UlRx	G1 H2 M2 L3 E12 A6	PD0 (5) PD2 (1) PC6 (5) PA0 (9) PB0 (5) PB4 (7)	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
UlTx	G2 H1 L2 M3 D12 B7	PD1 (5) PD3 (1) PC7 (5) PA1 (9) PB1 (5) PB5 (7)	O	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
U2Rx	G1 K1 A6 C6	PD0 (4) PG0 (1) PB4 (4) PD5 (9)	I	TTL	UART module 2 receive. When in IrDA mode, this signal has IrDA modulation.
U2Tx	B2 G2 K2 A3	PE4 (5) PD1 (4) PG1 (1) PD6 (9)	0	TTL	UART module 2 transmit. When in IrDA mode, this signal has IrDA modulation.
USB0DM	C11	fixed	I/O	Analog	Bidirectional differential data pin (D- per USB specification) for USB0.

Table 23-8. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
USB0DP	C12	fixed	I/O	Analog	Bidirectional differential data pin (D+ per USB specification) for USB0.
USB0EPEN	K1 M1 L6 A11 D10	PG0 (7) PC5 (6) PA6 (8) PB2 (8) PH3 (4)	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.
USBOID	E12	PB0	I	Analog	This signal senses the state of the USB ID signal. The USB PHY enables an integrated pull-up, and an external element (USB connector) indicates the initial state of the USB controller (pulled down is the A side of the cable and pulled up is the B side).
USBOPFLT	L2 M2 M6 E11 B11 B10 B6	PC7 (6) PC6 (7) PA7 (8) PB3 (8) PE0 (9) PH4 (4) PJ1 (9)	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.
USB0RBIAS	B12	fixed	0	Analog	9.1-k Ω resistor (1% precision) used internally for USB analog circuitry.
USB0VBUS	D12	PB1	I/O	Analog	This signal is used during the session request protocol. This signal allows the USB PHY to both sense the voltage level of VBUS, and pull up VBUS momentarily during VBUS pulsing.
VBAT	L12	fixed	-	Power	Power source for the Hibernation module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation module power-source supply.
VDD	K7 G12 K8 K9 H10 G10 E10 G11	fixed	-	Power	Positive supply for I/O and some logic.
VDDA	C7	fixed	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. VDDA pins must be connected to 3.3 V, regardless of system implementation.
VDDC	D3 C3	fixed	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VREFA	A7	PB6	ı	Analog	This input provides a reference voltage used to specify the input voltage at which the ADC converts to a maximum value. In other words, the voltage that is applied to VREFA is the voltage with which an AINn signal is converted to 1023. The VREFA input is limited to the range specified in Table 25-35 on page 1227.
WAKE	M10	fixed	I	TTL	An external input that brings the processor out of Hibernate mode when asserted.

Table 23-8. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
xosc0	K11	fixed	I	Analog	Hibernation module oscillator crystal input or an external clock reference input. Note that this is either a 4.194304-MHz crystal or a 32.768-kHz oscillator for the Hibernation module RTC. See the CLKSEL bit in the HIBCTL register.
XOSC1	K12	fixed	0	Analog	Hibernation module oscillator crystal output. Leave unconnected when using a single-ended clock source.
XTALNPHY	J1	fixed	0	Analog	Ethernet PHY XTALN 25-MHz oscillator crystal output.
XTALPPHY	J2	fixed	I	Analog	Ethernet PHY XTALP 25-MHz oscillator crystal input.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 23-9. Signals by Function, Except for GPIO

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
ADC	AIN0	B1	I	Analog	Analog-to-digital converter input 0.
	AIN1	A1	I	Analog	Analog-to-digital converter input 1.
	AIN2	В3	I	Analog	Analog-to-digital converter input 2.
	AIN3	B2	I	Analog	Analog-to-digital converter input 3.
	AIN4	A2	I	Analog	Analog-to-digital converter input 4.
	AIN5	A3	I	Analog	Analog-to-digital converter input 5.
	AIN6	C6	I	Analog	Analog-to-digital converter input 6.
	AIN7	B5	I	Analog	Analog-to-digital converter input 7.
	AIN8	B4	I	Analog	Analog-to-digital converter input 8.
	AIN9	A4	I	Analog	Analog-to-digital converter input 9.
	AIN10	A6	I	Analog	Analog-to-digital converter input 10.
	AIN11	B7	I	Analog	Analog-to-digital converter input 11.
	AIN12	H1	I	Analog	Analog-to-digital converter input 12.
	AIN13	H2	I	Analog	Analog-to-digital converter input 13.
	AIN14	G2	I	Analog	Analog-to-digital converter input 14.
	AIN15	G1	I	Analog	Analog-to-digital converter input 15.
	VREFA	A7	I	Analog	This input provides a reference voltage used to specify the input voltage at which the ADC converts to a maximum value. In other words, the voltage that is applied to VREFA is the voltage with which an AINn signal is converted to 1023. The VREFA input is limited to the range specified in Table 25-35 on page 1227.

Table 23-9. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
	C0+	A7	I	Analog	Analog comparator 0 positive input.
	C0-	A6	I	Analog	Analog comparator 0 negative input.
	C0o	M1 K4 A7 B7 A2	0	TTL	Analog comparator 0 output.
	C1+	M1	I	Analog	Analog comparator 1 positive input.
Analog Comparators	C1-	B7	I	Analog	Analog comparator 1 negative input.
Thang compares	C10	A1 L2 M1 K3 D11	0	TTL	Analog comparator 1 output.
	C2+	M2	I	Analog	Analog comparator 2 positive input.
	C2-	L2	I	Analog	Analog comparator 2 negative input.
	C2o	B1 M2	0	TTL	Analog comparator 2 output.
	CAN0Rx	G1 L5 L6 A6	I	TTL	CAN module 0 receive.
Controller Area Network	CAN0Tx	G2 M5 M6 B7	0	TTL	CAN module 0 transmit.
	CAN1Rx	M9	I	TTL	CAN module 1 receive.
	CAN1Tx	H12	0	TTL	CAN module 1 transmit.
	ERBIAS	J3	0	Analog	12.4- $k\Omega$ resistor (1% precision) used internally for Ethernet PHY.
	LED0	J12	0	TTL	Ethernet LED 0.
	LED1	J11	0	TTL	Ethernet LED 1.
	MDIO	L9	I/O	OD	MDIO of the Ethernet PHY.
	RXIN	L7	1	Analog	RXIN of the Ethernet PHY.
Ethernet	RXIP	M7	I	Analog	RXIP of the Ethernet PHY.
	TXON	L8	0	TTL	TXON of the Ethernet PHY.
	TXOP	M8	0	TTL	TXOP of the Ethernet PHY.
	XTALNPHY	J1	0	Analog	Ethernet PHY XTALN 25-MHz oscillator crystal output.
	XTALPPHY	J2	I	Analog	Ethernet PHY XTALP 25-MHz oscillator crystal input.

Table 23-9. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
	EPI0S0	D10	I/O	TTL	EPI module 0 signal 0.
	EPI0S1	D11	I/O	TTL	EPI module 0 signal 1.
	EPI0S2	L1	I/O	TTL	EPI module 0 signal 2.
	EPIOS3	M1	I/O	TTL	EPI module 0 signal 3.
	EPI0S4	M2	I/O	TTL	EPI module 0 signal 4.
	EPI0S5	L2	I/O	TTL	EPI module 0 signal 5.
	EPI0S6	C9	I/O	TTL	EPI module 0 signal 6.
	EPI0S7	C8	I/O	TTL	EPI module 0 signal 7.
	EPIOS8	B11	I/O	TTL	EPI module 0 signal 8.
	EPI0S9	A12	I/O	TTL	EPI module 0 signal 9.
	EPI0S10	B10	I/O	TTL	EPI module 0 signal 10.
	EPIOS11	F10	I/O	TTL	EPI module 0 signal 11.
	EPI0S12	K4	I/O	TTL	EPI module 0 signal 12.
	EPIOS13	K1	I/O	TTL	EPI module 0 signal 13.
	EPIOS14	K2	I/O	TTL	EPI module 0 signal 14.
External Peripheral	EPIOS15	K3	I/O	TTL	EPI module 0 signal 15.
Interface	EPIOS16	F3	I/O	TTL	EPI module 0 signal 16.
	EPIOS17	B6	I/O	TTL	EPI module 0 signal 17.
	EPIOS18	K6	I/O	TTL	EPI module 0 signal 18.
	EPIOS19	B5	I/O	TTL	EPI module 0 signal 19.
	EPI0S20	H2	I/O	TTL	EPI module 0 signal 20.
	EPI0S21	H1	I/O	TTL	EPI module 0 signal 21.
	EPI0S22	B7	I/O	TTL	EPI module 0 signal 22.
	EPI0S23	A6	I/O	TTL	EPI module 0 signal 23.
	EPI0S24	A4	I/O	TTL	EPI module 0 signal 24.
	EPI0S25	B4	I/O	TTL	EPI module 0 signal 25.
	EPI0S26	G3	I/O	TTL	EPI module 0 signal 26.
	EPI0S27	H3	I/O	TTL	EPI module 0 signal 27.
	EPI0S28	C6	I/O	TTL	EPI module 0 signal 28.
	EPI0S29	A3	I/O	TTL	EPI module 0 signal 29.
	EPI0S30	A2	I/O	TTL	EPI module 0 signal 30.
	EPI0S31	C10	I/O	TTL	EPI module 0 signal 31.

Table 23-9. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
	CCP0	H1 L2 M2 K6 K4 E12 A11 B7 B5	I/O	TTL	Capture/Compare/PWM 0.
	CCP1	M1 L1 L6 D12 A7 B4 A2	I/O	TTL	Capture/Compare/PWM 1.
	CCP2	B2 G2 L1 K3 D12 A12 B7 A4 C6	I/O	TTL	Capture/Compare/PWM 2.
General-Purpose Timers	CCP3	B2 M2 M1 M6 H12 A11 B11 B5	I/O	TTL	Capture/Compare/PWM 3.
	CCP4	L2 L1 M6 A4 C6	I/O	TTL	Capture/Compare/PWM 4.
	CCP5	B3 H2 L1 C10 A7 B7	I/O	TTL	Capture/Compare/PWM 5.
	CCP6	G1 H2 A12 C9 B7	I/O	TTL	Capture/Compare/PWM 6.
	CCP7	G2 H1 C8 A7 B4	I/O	TTL	Capture/Compare/PWM 7.

Table 23-9. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
	HIB	M12	0	OD	An output that indicates the processor is in Hibernate mode.
	VBAT	L12	-	Power	Power source for the Hibernation module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation module power-source supply.
Hibernate	WAKE	M10	I	TTL	An external input that brings the processor out of Hibernate mode when asserted.
Tilletinate	xosc0	K11	I	Analog	Hibernation module oscillator crystal input or an external clock reference input. Note that this is either a 4.194304-MHz crystal or a 32.768-kHz oscillator for the Hibernation module RTC. See the CLKSEL bit in the HIBCTL register.
	XOSC1	K12	0	Analog	Hibernation module oscillator crystal output. Leave unconnected when using a single-ended clock source.
	I2C0SCL	A11	I/O	OD	I ² C module 0 clock.
	I2C0SDA	E11	I/O	OD	I ² C module 0 data.
I2C	I2C1SCL	F3 K1 L3 L6	I/O	OD	I ² C module 1 clock.
	I2C1SDA	K2 M3 M6 B6	I/O	OD	I ² C module 1 data.
	I2S0RXMCLK	L4 C6	I/O	TTL	I ² S module 0 receive master clock.
	I2S0RXSCK	G1	I/O	TTL	I ² S module 0 receive clock.
	I2S0RXSD	M4 B5	I/O	TTL	I ² S module 0 receive data.
	I2S0RXWS	G2	I/O	TTL	I ² S module 0 receive word select.
100	I2S0TXMCLK	H12	I/O	TTL	I ² S module 0 transmit master clock.
I2S	I2SOTXSCK	L5 A7 A3	I/O	TTL	I ² S module 0 transmit clock.
	I2SOTXSD	B3 M9	I/O	TTL	I ² S module 0 transmit data.
	I2SOTXWS	B2 M5 A2	I/O	TTL	I ² S module 0 transmit word select.
	SWCLK	A9	I	TTL	JTAG/SWD CLK.
	SWDIO	В9	I/O	TTL	JTAG TMS and SWDIO.
	SWO	A10	0	TTL	JTAG TDO and SWO.
JTAG/SWD/SWO	TCK	A9	I	TTL	JTAG/SWD CLK.
	TDI	B8	I	TTL	JTAG TDI.
	TDO	A10	0	TTL	JTAG TDO and SWO.
	TMS	В9	I	TTL	JTAG TMS and SWDIO.

Table 23-9. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
	GND	C4 C5 K5 L10 K10 J10 F11	-	Power	Ground reference for logic and I/O pins.
	GNDA	A5	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
Power	LDO	E3	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDDC pins at the board level in addition to the decoupling capacitor(s).
	VDD	K7 G12 K8 K9 H10 G10 E10 G11	-	Power	Positive supply for I/O and some logic.
	VDDA	C7	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. VDDA pins must be connected to 3.3 V, regardless of system implementation.
	VDDC	D3 C3	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	SSI0Clk	M4	I/O	TTL	SSI module 0 clock.
	SSI0Fss	L4	I/O	TTL	SSI module 0 frame.
	SSI0Rx	L5	I	TTL	SSI module 0 receive.
	SSI0Tx	M5	0	TTL	SSI module 0 transmit.
	SSI1Clk	J11 B11 B10	I/O	TTL	SSI module 1 clock.
SSI	SSI1Fss	J12 F10 A12	I/O	TTL	SSI module 1 frame.
	SSI1Rx	K4 G3 A4	I	TTL	SSI module 1 receive.
	SSI1Tx	H3 K3 B4	0	TTL	SSI module 1 transmit.

Table 23-9. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
	NMI	A8	Ι	TTL	Non-maskable interrupt.
System Control &	osc0	L11	I	Analog	Main oscillator crystal input or an external clock reference input.
Clocks	osc1	M11	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
	RST	H11	I	TTL	System reset input.
	UORx	L3	l	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
	UOTx	M3	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
	U1CTS	A1 G1 L6	I	TTL	UART module 1 Clear To Send modem status input signal.
	U1DCD	B1 G2 M6	I	TTL	UART module 1 Data Carrier Detect modem status input signal.
	U1DSR	M9	I	TTL	UART module 1 Data Set Ready modem output control line.
	U1DTR	A2	0	TTL	UART module 1 Data Terminal Ready modem status input signal.
	U1RI	B5	I	TTL	UART module 1 Ring Indicator modem status input signal.
LIA D.T.	U1RTS	H12	0	TTL	UART module 1 Request to Send modem output control line.
UART	U1Rx	G1 H2 M2 L3 E12 A6	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
	Ultx	G2 H1 L2 M3 D12 B7	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
	U2Rx	G1 K1 A6 C6	I	TTL	UART module 2 receive. When in IrDA mode, this signal has IrDA modulation.
	U2Tx	B2 G2 K2 A3	0	TTL	UART module 2 transmit. When in IrDA mode, this signal has IrDA modulation.

Table 23-9. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
	USB0DM	C11	I/O	Analog	Bidirectional differential data pin (D- per USB specification) for USB0.
	USB0DP	C12	I/O	Analog	Bidirectional differential data pin (D+ per USB specification) for USB0.
	USB0EPEN	K1 M1 L6 A11 D10	0	TTL	Optionally used in Host mode to control an external power source to supply power to the USB bus.
USB	USB0ID	E12	ı	Analog	This signal senses the state of the USB ID signal. The USB PHY enables an integrated pull-up, and an external element (USB connector) indicates the initial state of the USB controller (pulled down is the A side of the cable and pulled up is the B side).
	USB0PFLT	L2 M2 M6 E11 B11 B10 B6	I	TTL	Optionally used in Host mode by an external power source to indicate an error state by that power source.
	USB0RBIAS	B12	0	Analog	9.1-k Ω resistor (1% precision) used internally for USB analog circuitry.
	USB0VBUS	D12	I/O	Analog	This signal is used during the session request protocol. This signal allows the USB PHY to both sense the voltage level of VBUS, and pull up VBUS momentarily during VBUS pulsing.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 23-10. GPIO Pins and Alternate Functions

10	Pin	Analog			Digi	tal Funct	ion (GPIO	PCTL PM	Cx Bit Fie	ld Encodi	ng) ^a		
Ю	Pin	Function	1	2	3	4	5	6	7	8	9	10	11
PA0	L3	-	U0Rx	-	-	-	-	-	-	I2C1SCL	U1Rx	-	-
PA1	МЗ	-	U0Tx	-	-	-	-	-	-	I2C1SDA	UlTx	-	-
PA2	M4	-	SSI0Clk	-	-	-	-	-	-	-	I2S0RXSD	-	-
PA3	L4	-	SSI0Fss	-	-	-	-	-	-	-	12SORXMOLK	-	-
PA4	L5	-	SSI0Rx	-	-	-	CAN0Rx	-	-	-	I2SOTXSCK	-	-
PA5	M5	-	SSIOTx	-	-	-	CAN0Tx	-	-	-	I2SOTXWS	-	-
PA6	L6	-	I2C1SCL	CCP1	-	-	-	CAN0Rx	-	USB0EPEN	U1CTS	-	-
PA7	M6	-	I2C1SDA	CCP4	-	-	-	CAN0Tx	CCP3	USB0PFLT	U1DCD	-	-
PB0	E12	USB0ID	CCP0	-	-	-	U1Rx	-	-	-	-	-	-
PB1	D12	USB0VBUS	CCP2	-	-	CCP1	U1Tx	-	-	-	-	-	-
PB2	A11	-	I2C0SCL	-	-	CCP3	CCP0	-	-	USB0EPEN	-	-	-
PB3	E11	-	I2C0SDA	-	-	-	-	-	-	USB0PFLT	-	-	-
PB4	A6	AIN10 CO-	-	-	-	U2Rx	CAN0Rx	-	U1Rx	EPIOS23	-	-	-
PB5	B7	AIN11 C1-	C0o	CCP5	CCP6	CCP0	CAN0Tx	CCP2	UlTx	EPIOS22	-	-	-

Table 23-10. GPIO Pins and Alternate Functions (continued)

10	Di-	Analog			Digi	tal Functi	ion (GPIO	PCTL PM	Cx Bit Fiel	d Encodi	n g) ^a		
Ю	Pin	Function	1	2	3	4	5	6	7	8	9	10	11
PB6	A7	VREFA C0+	CCP1	CCP7	C0o	-	-	CCP5	-	-	I2S0IXSCK	-	-
PB7	A8	-	-	-	-	NMI	-	-	-	-	-	-	-
PC0	A9	-	-	-	TCK SWCLK	-	-	-	-	-	-	-	-
PC1	B9	-	-	-	TMS SWDIO	-	-	-	-	-	-	-	-
PC2	B8	-	-	-	TDI	-	-	-	-	-	-	-	-
PC3	A10	-	-	-	TDO SWO	-	-	-	-	-	-	-	-
PC4	L1	-	CCP5	-	-	-	CCP2	CCP4	-	EPI0S2	CCP1	-	-
PC5	M1	C1+	CCP1	C1o	C0o	-	CCP3	USB0EPEN	-	EPIOS3	-	-	-
PC6	M2	C2+	CCP3	-	C2o	-	U1Rx	CCP0	USB0PFLT	EPI0S4	-	-	-
PC7	L2	C2-	CCP4	-	-	CCP0	U1Tx	USB0PFLT	C1o	EPI0S5	-	-	-
PD0	G1	AIN15	-	CAN0Rx	-	U2Rx	U1Rx	CCP6	-	I2SORXSCK	U1CTS	-	-
PD1	G2	AIN14	-	CAN0Tx	-	U2Tx	U1Tx	CCP7	-	I2SORXWS	U1DCD	CCP2	-
PD2	H2	AIN13	U1Rx	CCP6	-	CCP5	-	-	-	EPI0S20	-	-	-
PD3	H1	AIN12	U1Tx	CCP7	-	CCP0	-	-	-	EPI0S21	-	-	-
PD4	B5	AIN7	CCP0	CCP3	-	-	-	-	-	I2S0RXSD	U1RI	EPIOS19	-
PD5	C6	AIN6	CCP2	CCP4	-	-	-	-	-	I2SORXMOLK	U2Rx	EPI0S28	-
PD6	А3	AIN5	-	-	-	-	-	-	-	I2S0TXSCK	U2Tx	EPI0S29	-
PD7	A2	AIN4	-	C0o	CCP1	-	-	-	-	I2SOTXWS	U1DTR	EPIOS30	-
PE0	B11	-	-	SSI1Clk	CCP3	-	-	-	-	EPIOS8	USB0PFLT	-	-
PE1	A12	-	-	SSI1Fss	-	CCP2	CCP6	-	-	EPI0S9	-	-	-
PE2	A4	AIN9	CCP4	SSI1Rx	-	-	CCP2	-	-	EPI0S24	-	-	-
PE3	B4	AIN8	CCP1	SSI1Tx	-	-	CCP7	-	-	EPI0S25	-	-	-
PE4	B2	AIN3	CCP3	-	-	-	U2Tx	CCP2	-	-	I2SOTXWS	-	-
PE5	В3	AIN2	CCP5	-	-	-	-	-	-	-	I2SOTXSD	-	-
PE6	A1	AIN1	-	C10	-	-	-	-	-	-	U1CTS	-	-
PE7	B1	AIN0	-	C20	-	-	-	-	-	-	U1DCD	-	-
PF0	M9	-	CAN1Rx	-	-	-	-	-	-	I2SOTXSD	U1DSR	-	-
PF1	H12	-	CAN1Tx	-	-	-	-	-	-	12S0TXMC1K	Ulrts	CCP3	-
PF2	J11	-	LED1	-	-	-	-	-	-	-	SSI1Clk	-	-
PF3	J12	-	LED0	-	-	-	-	-	-	-	SSI1Fss	-	-
PF4	K4	-	CCP0	C0o	-	-	-	-	-	EPI0S12	SSI1Rx	-	-
PF5	K3	-	CCP2	C10	-	-	-	-	-	EPIOS15	SSI1Tx	-	-
PG0	K1	-	U2Rx	-	I2C1SCL	-	-	-	USB0EPEN	EPIOS13	-	-	-
PG1	K2	-	U2Tx	-	I2C1SDA	-	-	-	-	EPIOS14	-	-	-
PG7	C10	-	-	-	-	-	-	-	-	CCP5	EPIOS31	-	-
РН0	C9	-	CCP6	-	-	-	-	-	-	EPI0S6	-	-	-
PH1	C8	-	CCP7	-	-	-	-	-	-	EPI0S7	-	-	-

Table 23-10. GPIO Pins and Alternate Functions (continued)

10	Pin	Analog		Digital Function (GPIOPCTL PMCx Bit Field Encoding) ^a									
10	1	Function	1	2	3	4	5	6	7	8	9	10	11
PH2	D11	-	-	C1o	-	-	-	-	-	EPI0S1	-	-	-
РН3	D10	-	-	-	-	USB0EPEN	-	-	-	EPI0S0	-	-	-
PH4	B10	-	-	-	-	USB0PFLT	-	-	-	EPIOS10	-	-	SSI1Clk
PH5	F10	-	-	-	-	-	-	-	-	EPIOS11	-	-	SSI1Fss
РН6	G3	-	-	-	-	-	-	-	-	EPI0S26	-	-	SSI1Rx
PH7	НЗ	-	-	-	-	-	-	-	-	EPI0S27	-	-	SSI1Tx
рЈ0	F3	-	-	-	-	-	-	-	-	EPIOS16	-	-	I2C1SCL
PJ1	В6	-	-	-	-	-	-	-	-	EPIOS17	USB0PFLT	-	I2C1SDA
РЈ2	K6	-	-	-	-	-	-	-	-	EPIOS18	CCP0	-	-

a. The digital signals that are shaded gray are the power-on default values for the corresponding GPIO pin.

Table 23-11. Possible Pin Assignments for Alternate Functions

# of Possible Assignments	Alternate Function	GPIO Function
	AIN0	PE7
	AIN1	PE6
	AIN10	PB4
	AIN11	PB5
	AIN12	PD3
	AIN13	PD2
	AIN14	PD1
	AIN15	PD0
	AIN2	PE5
	AIN3	PE4
	AIN4	PD7
	AIN5	PD6
	AIN6	PD5
	AIN7	PD4
	AIN8	PE3
	AIN9	PE2
	C0+	PB6
	C0-	PB4
	C1+	PC5
	C1-	PB5
one	C2+	PC6
	C2-	PC7
	CAN1Rx	PF0
	CAN1Tx	PF1
	EPIOSO	PH3
	EPIOS1	PH2
	EPIOS10	PH4
	EPIOS11	PH5
	EPI0S12	PF4
	EPIOS13	PG0
	EPIOS14	PG1
	EPIOS15	PF5
	EPIOS16	PJ0
	EPIOS17	PJ1
	EPIOS18	PJ2
	EPIOS19	PD4
	EPIOS2	PC4
	EPI0S20	PD2
	EPI0S21	PD3
	EPI0S22	PB5
	EPIOS23	PB4
ı F		

Table 23-11. Possible Pin Assignments for Alternate Functions (continued)

# of Possible Assignments	Alternate Function	GPIO Function
	EPIOS24	PE2
	EPIOS25	PE3
	EPIOS26	PH6
	EPIOS27	PH7
	EPIOS28	PD5
	EPI0S29	PD6
	EPIOS3	PC5
	EPIOS30	PD7
	EPIOS31	PG7
	EPIOS4	PC6
	EPIOS5	PC7
	EPIOS6	PH0
	EPIOS7	PH1
	EPIOS8	PE0
	EPIOS9	PE1
	I2C0SCL	PB2
	I2C0SDA	PB3
	I2S0RXSCK	PD0
	I2SORXWS	PD1
	I2S0TXMCLK	PF1
	LED0	PF3
	LED1	PF2
	NMI	PB7
	SSI0Clk	PA2
	SSI0Fss	PA3
	SSI0Rx	PA4
	SSIOTX	PA5
	SWCLK	PC0
	SWDIO	PC1
	SWO	PC3
	TCK	PC0
	TDI	PC2
	TDO	PC3
	TMS	PC1
	UORx	PA0
	UOTx	PA1
	Uldsr	PF0
	U1DTR	PD7
	UlRI	PD4
	U1RTS	PF1
	USB0ID	PB0

Table 23-11. Possible Pin Assignments for Alternate Functions (continued)

# of Possible Assignments	Alternate Function	GPIO Function		
	USB0VBUS	PB1		
	VREFA	PB6		
	C2o	PE7 PC6		
two	I2S0RXMCLK	PA3 PD5		
two	I2S0RXSD	PA2 PD4		
	I2S0TXSD	PE5 PF0		
	I2S0TXSCK	PA4 PB6 PD6		
	I2SOTXWS	PE4 PA5 PD7		
	SSI1Clk	PF2 PE0 PH4		
three	SSI1Fss	PF3 PH5 PE1		
unee	SSI1Rx	PF4 PH6 PE2		
	SSI1Tx	PH7 PF5 PE3		
	U1CTS	PE6 PD0 PA6		
	U1DCD	PE7 PD1 PA7		
	CAN0Rx	PD0 PA4 PA6 PB4		
	CAN0Tx	PD1 PA5 PA7 PB5		
four _	I2C1SCL	PJ0 PG0 PA0 PA6		
loui	I2C1SDA	PG1 PA1 PA7 PJ1		
	U2Rx	PD0 PG0 PB4 PD5		
	U2Tx	PE4 PD1 PG1 PD6		
	COo	PC5 PF4 PB6 PB5 PD7		
	Clo	PE6 PC7 PC5 PF5 PH2		
five	CCP4	PC7 PC4 PA7 PE2 PD5		
live _	CCP6	PD0 PD2 PE1 PH0 PB5		
	CCP7	PD1 PD3 PH1 PB6 PE3		
	USB0EPEN	PG0 PC5 PA6 PB2 PH3		
	CCP5	PE5 PD2 PC4 PG7 PB6 PB5		
six	U1Rx	PD0 PD2 PC6 PA0 PB0 PB4		
	UlTx	PD1 PD3 PC7 PA1 PB1 PB5		
SAVON	CCP1	PC5 PC4 PA6 PB1 PB6 PE3 PD7		
seven –	USB0PFLT	PC7 PC6 PA7 PB3 PE0 PH4 PJ1		
eight	CCP3	PE4 PC6 PC5 PA7 PF1 PB2 PE0 PD4		
nine _	CCP0	PD3 PC7 PC6 PJ2 PF4 PB0 PB2 PB5 PD4		
Tillite	CCP2	PE4 PD1 PC4 PF5 PB1 PE1 PB5 PE2 PD5		

23.3 Connections for Unused Signals

Table 23-12 on page 1201 show how to handle signals for functions that are not used in a particular system implementation for devices that are in a 100-pin LQFP package. Two options are shown in the table: an acceptable practice and a preferred practice for reduced power consumption and improved EMC characteristics. If a module is not used in a system, and its inputs are grounded, it is important that the clock to the module is never enabled by setting the corresponding bit in the **RCGCx** register.

Table 23-12. Connections for Unused Signals (100-pin LQFP)

Function	Signal Name	Pin Number	Acceptable Practice	Preferred Practice
	ERBIAS	33	Connect to GND through 12.4-kΩ resistor.	Connect to GND through 12.4-kΩ resistor.
	MDIO ^a	58	NC	NC
	RXIN	37	NC	GND
Ethernet	RXIP	40	NC	GND
	TXON	46	NC	GND
	TXOP	43	NC	GND
	XTALNPHY ^a	17	NC	NC
_		NC	GND	
GPIO	All unused GPIOs	-	NC	GND
	HIB	51	NC	NC
	VBAT	55	NC	GND
Hibernate	WAKE	50	NC	GND
	XOSC0	52	NC	GND
	XOSC1	53	NC	NC
No Connects	NC	-	NC	NC
	osc0	48	NC	GND
System	OSC1	49	NC	NC
Control	RST	48	Pull up as shown in Figure 5-1 on page 199	Connect through a capacitor to GND as close to pin as possible
	USB0RBIAS	73	Connect to GND through $10-k\Omega$ resistor.	Connect to GND through 10-k Ω resistor.
USB	USB0DM	70	NC	GND
	USB0DP	71	NC	GND

a. Note that the Ethernet PHY is powered up by default. The PHY cannot be powered down unless a clock source is provided and the MDIO pin is pulled up through a $10\text{-}k\Omega$ resistor.

Table 23-13 on page 1202 show how to handle signals for functions that are not used in a particular system implementation for devices that are in a 108-pin BGA package. Two options are shown in the table: an acceptable practice and a preferred practice for reduced power consumption and improved EMC characteristics. If a module is not used in a system, and its inputs are grounded, it is important that the clock to the module is never enabled by setting the corresponding bit in the **RCGCx** register.

Table 23-13. Connections for Unused Signals, 108-pin BGA

Function	Signal Name	Pin Number	Acceptable Practice	Preferred Practice
	ERBIAS	J3	Connect to GND through 12.4-kΩ resistor.	Connect to GND through 12.4-k Ω resistor.
	MDIO ^a	L9	NC	NC
	RXIN	L7	NC	GND
Ethernet	RXIP	M7	NC	GND
	TXON	L8	NC	GND
	TXOP	M8	NC	GND
	XTALNPHY ^a	J1	NC	NC
	XTALPPHY ^a	J2	NC	GND
GPIO	All unused GPIOs	-	NC	GND
	HIB	M12	NC	NC
	VBAT	L12	NC	GND
Hibernate	WAKE	M10	NC	GND
	XOSC0	K11	NC	GND
	XOSC1	K12	NC	NC
No Connects	NC	-	NC	NC
	OSC0	L11	NC	GND
System	OSC1	M11	NC	NC
Control	RST	H11	Pull up as shown in Figure 5-1 on page 199	Connect through a capacitor to GND as close to pin as possible
	USB0RBIAS	B12	Connect to GND through 10-kΩ resistor.	Connect to GND through 10-kΩ resistor.
USB	USB0DM	C11	NC	GND
	USB0DP	C12	NC	GND

a. Note that the Ethernet PHY is powered up by default. The PHY cannot be powered down unless a clock source is provided and the MDIO pin is pulled up through a 10-kΩ resistor.

24 Operating Characteristics

Table 24-1. Temperature Characteristics

Characteristic	Symbol	Value	Unit
Industrial operating temperature range	T _A	-40 to +85	°C
Unpowered storage temperature range	T _S	-65 to +150	°C

Table 24-2. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal resistance (junction to ambient) ^a	Θ_{JA}	32	°C/W
Junction temperature ^b	T _J	$T_A + (P \cdot \Theta_{JA})$	°C

a. Junction to ambient thermal resistance $\boldsymbol{\theta}_{JA}$ numbers are determined by a package simulator.

Table 24-3. ESD Absolute Maximum Ratings^a

Parameter Name	Min	Nom	Max	Unit
V _{ESDHBM}	-	-	2.0	kV
V _{ESDCDM}	-	-	1.0	kV
V _{ESDMM}	-	-	100	V

a. All Stellaris parts are ESD tested following the JEDEC standard.

b. Power dissipation is a function of temperature.

Electrical Characteristics 25

25.1 **DC Characteristics**

25.1.1 **Maximum Ratings**

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device.

Note: The device is not guaranteed to operate properly at the maximum ratings.

Table 25-1. Maximum Ratings

Parameter	Parameter Name ^a	\	Unit	
raiailletei	raidileter Name	Min	Max	Oilit
V _{DD}	I/O supply voltage (V _{DD})	0	4	V
V_{DDA}	Analog supply voltage (V _{DDA})	0	4	V
V _{BAT}	Battery supply voltage (V _{BAT})	0	4	V
	Input voltage	-0.3	5.5	V
V _{IN}	Input voltage for a GPIO configured as an analog input	-0.3	V _{DD} + 0.3	V
	Input voltage for PB0 and PB1 when configured as GPIO	-0.3	V _{DD} + 0.3	V
1	Maximum current per output pins	-	25	mA
V _{NON}	Maximum input voltage on a non-power pin when the microcontroller is unpowered	-	300	mV

a. Voltages are measured with respect to GND.

Important: This device contains circuitry to protect the inputs against damage due to high-static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (for example, either GND or V_{DD}).

25.1.2 **Recommended DC Operating Conditions**

For special high-current applications, the GPIO output buffers may be used with the following restrictions. With the GPIO pins configured as 8-mA output drivers, a total of four GPIO outputs may be used to sink current loads up to 18 mA each. At 18-mA sink current loading, the V_{OL} value is specified as 1.2 V. The high-current GPIO package pins must be selected such that there are only a maximum of two per side of the physical package or BGA pin group with the total number of high-current GPIO outputs not exceeding four for the entire package.

Table 25-2. Recommended DC Operating Conditions

Parameter	Parameter Name	Min	Nom	Max	Unit
V_{DD}	I/O supply voltage	3.0	3.3	3.6	V
V_{DDA}	Analog supply voltage	3.0	3.3	3.6	V
V _{DDC} ^a	Core supply voltage	1.08	1.2	1.32	V
	High-level input voltage	2.0	-	5.0	V
V_{IH}	High-level input voltage - OSC0, XOSC0, XTALPPHY single-ended clock source	V _{DD} - 0.5	-	3.6	V

Table 25-2. Recommended DC Operating Conditions (continued)

Parameter	Parameter Name	Min	Nom	Max	Unit
	Low-level input voltage	-0.3	-	1.3	V
V _{IL}	Low-level input voltage - OSC0, XOSC0, XTALPPHY single-ended clock source	-0.3	-	0.5	V
V _{OH} ^b	High-level output voltage	2.4	-	-	V
V _{OL} ^a	Low-level output voltage	-	-	0.4	V
	High-level source current, V _{OH} =2.4 V		,	,	
ı	2-mA Drive	2.0	-	-	mA
I _{OH}	4-mA Drive	4.0	-	-	mA
	8-mA Drive	8.0	-	-	mA
	Low-level sink current, V _{OL} =0.4 V				
	2-mA Drive	2.0	-	-	mA
I _{OL}	4-mA Drive	4.0	-	-	mA
	8-mA Drive	8.0	-	-	mA

a. V_{DDC} is supplied from the output of the LDO.

25.1.3 On-Chip Low Drop-Out (LDO) Regulator Characteristics

Table 25-3. LDO Regulator Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
C _{LDO}	External filter capacitor size for internal power supply	1.0	-	3.0	μF
V_{LDO}	LDO output voltage	1.08	1.2	1.32	V

25.1.4 Hibernation Module Characteristics

Table 25-4. Hibernation Module DC Characteristics

Parameter	Parameter Name	Min	Nominal	Max	Unit
V _{BAT}	Battery supply voltage	2.4	3.0	3.6	V
V _{LOWBAT}	Low battery detect voltage	-	2.35	-	V

25.1.5 Flash Memory Characteristics

Table 25-5. Flash Memory Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
PE _{CYC}	Number of guaranteed mass program/erase cycles before failure ^a	15,000	-	-	cycles
T _{RET}	Data retention at average operating temperature of 125°C	10	-	-	years
T _{PROG}	Word program time	-	-	1	ms
T _{BPROG}	Buffer program time	-	-	1	ms
T _{ERASE}	Page erase time	-	-	12	ms

b. V_{OL} and V_{OH} shift to 1.2 V when using high-current GPIOs.

Table 25-5. Flash Memory Characteristics (continued)

Parameter	Parameter Name	Min	Nom	Max	Unit
T _{ME}	Mass erase time	-	-	16	ms

a. A program/erase cycle is defined as switching the bits from 1-> 0 -> 1. Caution should be used when performing block
erases, as repeated block erases can shorten the number of guaranteed erase cycles, see "Flash Memory
Programming" on page 332.

25.1.6 GPIO Module Characteristics

Table 25-6. GPIO Module DC Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
R _{GPIOPU}	GPIO internal pull-up resistor	50	-	110	kΩ
R _{GPIOPD}	GPIO internal pull-down resistor	55	-	180	kΩ
I _{LKG}	GPIO input leakage current ^a	-	-	2	μΑ

a. The leakage current is measured with GND or V_{DD} applied to the corresponding pin(s). The leakage of digital port pins is measured individually. The port pin is configured as an input and the pullup/pulldown resistor is disabled.

25.1.7 USB Module Characteristics

The Stellaris[®] USB controller DC electrical specifications are compliant with the *Universal Serial Bus Specification Rev. 2.0* (full-speed and low-speed support) and the *On-The-Go Supplement to the USB 2.0 Specification Rev. 1.0.* Some components of the USB system are integrated within the LM3S9790 microcontroller and specific to the Stellaris microcontroller design. An external component resistor is needed as specified in Table 25-7.

Table 25-7, USB Controller DC Characteristics

Parameter Name		Value	Unit
R _{UBIAS}	Value of the pull-down resistor on the USBORBIAS pin	9.1K ± 1 %	Ω

25.1.8 Ethernet Controller Characteristics

Table 25-8. Ethernet Controller DC Characteristics

Parameter	Parameter Name	Value	Unit
R _{EBIAS}	Value of the pull-down resistor on the ERBIAS pin	12.4K ± 1 %	Ω

25.1.9 Current Specifications

This section provides information on typical and maximum power consumption under various conditions. Unless otherwise indicated, current consumption numbers include use of the on-chip LDO regulator and therefore include I_{DDC}.

25.1.9.1 Nominal Power Consumption

The following table provides nominal figures for current consumption.

Table 25-9. Nominal Power Consumption

Parameter	Parameter Name	Conditions	Nom	Unit
I _{DD_RUN}	Run mode 1 (Flash loop)	V _{DD} = 3.3 V Code= while(1){} executed out of Flash Peripherals = All ON System Clock = 50 MHz (with PLL) Temp = 25°C	80	mA
I _{DD_SLEEP}	Sleep mode	V _{DD} = 3.3 V Peripherals = All clock gated System Clock = 50 MHz (with PLL) Temp = 25°C	8	mA
I _{DD_DEEPSLEEP}	Deep-sleep mode	Peripherals = All OFF System Clock = IOSC30KHZ/64 Temp = 25°C	550	μА
I _{HIB_NORTC}	Hibernate mode (external wake, RTC disabled, I/O not powered ^a)	V_{BAT} = 3.0 V V_{DD} = 0 V V_{DDA} = 0 V Peripherals = All OFF System Clock = OFF Hibernate Module = 0 kHz	24	μΑ
I _{HIB_RTC}	Hibernate mode (RTC enabled, I/O not powered ^a)	V_{BAT} = 3.0 V V_{DD} = 0 V V_{DDA} = 0 V V_{DDA} = 0 V Peripherals = All OFF System Clock = OFF Hibernate Module = 32 kHz	34	μΑ

a. The VDD3ON mode must be disabled for the I/O ring to be unpowered.

25.1.9.2 Maximum Current Specifications

The current measurements specified in the table that follows are maximum values under the following conditions:

- V_{DD} = 3.6 V
- V_{DDC} = 1.2 V
- V_{BAT} = 3.25 V
- V_{DDA} = 3.6 V
- Temperature = 25°C
- Clock source (MOSC) =3.579545-MHz crystal oscillator

Table 25-10. Detailed Current Specifications

Parameter	Parameter Name	Conditions	Max	Unit
I _{DD_RUN}	Run mode 1 (Flash loop)	V _{DD} = 3.6 V Code= while(1){} executed out of Flash Peripherals = All ON System Clock = 80 MHz (with PLL) Temperature = 25°C	170 ^a 97 ^b	mA

Table 25-10. Detailed Current Specifications (continued)

Parameter	Parameter Name	Conditions	Max	Unit
I _{DD_SLEEP}	Sleep mode	V _{DD} = 3.6 V Peripherals = All Clock Gated System Clock = 80 MHz (with PLL) Temperature = 25°C	20	mA
I _{DD_DEEPSLEEP}	Deep-Sleep mode	V _{DD} = 3.6 V Peripherals = All Clock Gated System Clock = 80 MHz Temperature = 25°C	1.7	mA
I _{DD_PROGRAM}	Programming Flash memory	V _{DD} = 3.6 V Peripherals = All OFF System Clock = 80 MHz Temperature = 25°C	pending	mA
I _{DD_ERASE}	Erasing Flash memory	V _{DD} = 3.6 V Peripherals = All OFF System Clock = 80 MHz Temperature = 25°C	pending	mA

a. Auto-negotiate enabled. If an Ethernet cable is attached to the connector, the consumption increases by 7-10 mA.

Table 25-11. Hibernation Detailed Current Specifications

Parameter	Parameter Name	Conditions	Max	Unit
HIB_NORTC	Hibernate mode (external wake, RTC disabled, I/O not powered ^a)	V_{BAT} = 3.25 V V_{DD} = 0 V V_{DDA} = 0 V Peripherals = All OFF System Clock = OFF Hibernate Module = 0 kHz Temperature = 25°C	40	μΑ
I _{HIB_RTC}	Hibernate mode (RTC enabled, I/O not powered ^a)	V_{BAT} = 3.25 V V_{DD} = 0 V V_{DDA} = 0 V Peripherals = All OFF System Clock = OFF Hibernate Module = 32.768 kHz Temperature = 25°C	59	μΑ
I _{HIB_VDD3ON}	Hibernate mode (RTC enabled, I/O powered)	V_{BAT} = 3.0 V V_{DD} = 3.3 V V_{DDA} = 3.3 V V_{DDA} = 3.3 V Peripherals = All OFF System Clock = OFF Hibernate Module = 32.768 kHz Temperature = 25°C	pending	μА

a. The VDD3ON mode must be disabled for the I/O ring to be unpowered.

b. Ethernet MAC and PHY powered down by software.

Table 25-12. External V_{DDC} Source Current Specifications

Parameter	Parameter Name	Conditions	Max	Unit
I _{DDC_RUN}	Run mode 1 (Flash loop), V _{DDC}	V _{DD} = 3.6 V	94	mA
	current	V _{DDC} = 1.2 V		
		Code= while(1){} executed out of Flash		
		Peripherals = All ON		
		System Clock = 80 MHz (with PLL)		
		Temperature = 25°C		

25.1.9.3 Typical Current Consumption vs. Frequency

Figure 25-1 on page 1210 shows how typical current varies with frequency when bypassing the PLL. Conditions are as follows:

- Executing while (1) out of Flash memory
- All peripherals on, although numbers are shown for both the Ethernet PHY powered on and off
- V_{DD} = 3.3 V
- V_{DDC} = 1.2 V
- V_{DDA} = 3.3 V
- Temperature = 25°C

Table 25-13. Current Consumption vs. Frequency, PLL Bypassed

Frequency (MHz)	I _{DD_RUN} (mA), Ethernet PHY On	I _{DD_RUN} (mA), Ethernet PHY Off
1	68	21
8	84	21
16	90	28




Figure 25-1. Typical Current Across Frequency, PLL Bypassed

Figure 25-2 on page 1211 shows how typical current varies with frequency when using the PLL. Conditions are as follows:

- Executing while (1) out of Flash memory
- All peripherals on, although numbers are shown with the Ethernet PHY powered off
- V_{DD} = 3.3 V
- V_{DDC} = 1.2 V
- V_{DDA} = 3.3 V
- Temperature = 25°C
- Clock source (MOSC) = 16-MHz crystal oscillator

Table 25-14. Current Consumption vs. Frequency, Using PLL

Frequency (MHz)	I _{DD_RUN} (mA), Ethernet PHY On	I _{DD_RUN} (mA), Ethernet PHY Off
6.25	82	23
12.5	88	28
25	97	38
50	116	57
80	138	81





Figure 25-2. Typical Current Across Frequency, Using PLL

25.2 AC Characteristics

25.2.1 Load Conditions

Unless otherwise specified, the following conditions are true for all timing measurements.

Figure 25-3. Load Conditions



25.2.2 Clocks

The following sections provide specifications on the various clock sources and mode.

25.2.2.1 PLL Specifications

The following tables provide specifications for using the PLL.

Table 25-15. Phase Locked Loop (PLL) Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
f _{REF_XTAL}	Crystal reference ^a	3.579545	-	16.384	MHz
f _{REF_EXT}	External clock reference ^a	3.579545	-	16.384	MHz
f _{PLL}	PLL frequency ^b	-	400	-	MHz

Table 25-15. Phase Locked Loop (PLL) Characteristics (continued)

Parameter	Parameter Name	Min	Nom	Max	Unit
T _{READY}	PLL lock time	0.562 ^c	-	1.38 ^d	ms

a. The exact value is determined by the crystal value programmed into the XTAL field of the Run-Mode Clock Configuration (RCC) register.

Table 25-16 on page 1212 shows the actual frequency of the PLL based on the crystal frequency used (defined by the XTAL field in the **RCC** register).

Table 25-16. Actual PLL Frequency

XTAL	Crystal Frequency (MHz)	PLL Frequency (MHz)	Error
0x04	3.5795	400.904	0.0023%
0x05	3.6864	398.1312	0.0047%
0x06	4.0	400	-
0x07	4.096	401.408	0.0035%
0x08	4.9152	398.1312	0.0047%
0x09	5.0	400	-
0x0A	5.12	399.36	0.0016%
0x0B	6.0	400	-
0x0C	6.144	399.36	0.0016%
0x0D	7.3728	398.1312	0.0047%
0x0E	8.0	400	0.0047%
0x0F	8.192	398.6773333	0.0033%
0x10	10.0	400	-
0x11	12.0	400	-
0x12	12.288	401.408	0.0035%
0x13	13.56	397.76	0.0056%
0x14	14.318	400.90904	0.0023%
0x15	16.0	400	-
0x16	16.384	404.1386667	0.010%

25.2.2.2 PIOSC Specifications

Table 25-17. PIOSC Clock Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
f _{PIOSC25}	Internal 16-MHz precision oscillator frequency variance, factory calibrated at 25 °C	-	±0.25%	±1%	-
f _{PIOSCT}	Internal 16-MHz precision oscillator frequency variance, factory calibrated at 25 °C, across specified temperature range	-	-	±3%	-
f _{PIOSCUCAL}	Internal 16-MHz precision oscillator frequency variance, user calibrated at a chosen temperature	-	±0.25%	±1%	-

b. PLL frequency is automatically calculated by the hardware based on the \mathtt{XTAL} field of the RCC register.

c. Using a 16.384-MHz crystal

d. Using 3.5795-MHz crystal

25.2.2.3 Internal 30-kHz Oscillator Specifications

Table 25-18. 30-kHz Clock Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
f _{IOSC30KHZ}	Internal 30-KHz oscillator frequency	15	30	45	KHz

25.2.2.4 Hibernation Clock Source Specifications

Table 25-19. Hibernation Clock Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
f _{HIBOSC}	Hibernation module oscillator frequency	-	4.194304	-	MHz
f _{HIBOSC_XTAL}	Crystal reference for hibernation oscillator	-	4.194304	-	MHz
f _{HIBOSC_EXT}	External clock reference for hibernation module		32.768	-	KHz
t _{HIBOSC_SETTLE}	Hibernation oscillator settling time ^a	1	-	10	ms

a. This parameter is highly sensitive to PCB layout and trace lengths, which may make this parameter time longer. Care must be taken in PCB design to minimize trace lengths and RLC (resistance, inductance, capacitance).

Table 25-20. HIB Oscillator Input Characteristics

Name	Value	Condition
Frequency	4.194304	MHz
Frequency tolerance	±100	PPM
Oscillation mode	parallel	-
Equivalent series resistance (max)	200	Ω
Load capacitance, C ₁ and C ₂ ^a	12 - 22	pF
Drive level (typ)	100	μw

a. Refer to the cyrstal manufacturer's recommended load capacitance.

25.2.2.5 Main Oscillator Specifications

Table 25-21. Main Oscillator Clock Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
f _{MOSC}	Main oscillator frequency	1	-	16.384	MHz
t _{MOSC_PER}	Main oscillator period		-	1000	ns
t _{MOSC_SETTLE}	t _{MOSC_SETTLE} Main oscillator settling time		-	20	ms
fREF_XTAL_BYPASS	f _{REF_XTAL_BYPASS} Crystal reference using the main oscillator (PLL in BYPASS mode) ^a		-	16.384	MHz
f _{REF_EXT_BYPASS}	External clock reference (PLL in BYPASS mode) ^a	0	-	80	MHz

a. The ADC must be clocked from the PLL or directly from a 16-MHz clock source to operate properly.

Table 25-22. MOSC Oscillator Input Characteristics

Name		Value							
Frequency	16	12	8	6	4	3.5	MHz		
Frequency tolerance	±100	±100	±100	±100	±100	±100	PPM		

Table 25-22. MOSC Oscillator Input Characteristics (continued)

Name		Value						
Equivalent series resistance (max)	70	90	120	160	200	220	Ω	
Load capacitance	16	16	16	16	16	16	pF	
Drive level (typ)	100	100	100	100	100	100	μw	

25.2.2.6 System Clock Specifications with ADC Operation

Table 25-23. System Clock Characteristics with ADC Operation

Parameter	Parameter Name	Min	Nom	Max	Unit
f _{sysadc}	System clock frequency when the ADC module is operating (when PLL is bypassed)	16	-	-	MHz

25.2.3 Power and Brown-out Characteristics

Table 25-24. Power Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
P1	V _{TH}	Power-On Reset threshold	-	2	-	V
P2	V _{BTH}	Brown-Out Reset threshold	2.85	2.9	2.95	V
P3	T _{POR}	Power-On Reset timeout	6	-	18	ms
P4	T _{BOR}	Brown-Out timeout	-	500	-	μs
P5	T _{IRPOR}	Internal reset timeout after POR	-	-	2	ms
P6	T _{IRBOR}	Internal reset timeout after BOR	-	-	2	ms
P7	T _{VDDRISE}	Supply voltage (V _{DD}) rise time (0V-3.0V)	-	-	10	ms
P8	T _{VDD2_3}	Supply voltage (V _{DD}) rise time (2.0V-3.0V)	-	-	6	ms
P10 ^a	V _{START}	V _{DD} and V _{DDC} voltage ramp start	-	-	0.2	V
P11 ^a	V _{VDDC_REQ}	$\rm V_{DDC}$ voltage minimum when $\rm V_{DD}$ reaches 1.5 V	1.0	-	-	V

a. This specification only applies when supplying $\mathbf{V}_{\mathrm{DDC}}$ using an external regulator.

Figure 25-4. Power-On Reset Timing




Figure 25-5. Brown-Out Reset Timing





Figure 25-6. Power-On Reset and Voltage Parameters






Figure 25-7. Voltage Requirements When Using an External $\mathbf{V}_{\mathrm{DDC}}$ Source

25.2.4 JTAG and Boundary Scan

Table 25-25. JTAG Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
J1	f _{TCK}	TCK operational clock frequency ^a	0	-	10	MHz
J2	t _{TCK}	TCK operational clock period	100	-	-	ns
J3	t _{TCK_LOW}	TCK clock Low time	-	t _{TCK}	-	ns
J4	t _{TCK_HIGH}	TCK clock High time	-	t _{TCK}	-	ns
J5	t _{TCK_R}	TCK rise time	0	-	10	ns
J6	t _{TCK_F}	TCK fall time	0	-	10	ns
J7	t _{TMS_SU}	TMS setup time to TCK rise	20	-	-	ns
J8	t _{TMS_HLD}	TMS hold time from TCK rise	20	-	-	ns
J9	t _{TDI_SU}	TDI setup time to TCK rise	25	-	-	ns
J10	t _{TDI_HLD}	TDI hold time from TCK rise	25	-	-	ns
		2-mA drive		23	35	ns
J11	TCK fall to Data	4-mA drive		15	26	ns
t _{TDO_ZDV}	Valid from High-Z	8-mA drive		14	25	ns
		8-mA drive with slew rate control		18	29	ns

Table 25-25. JTAG Characteristics (continued)

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
		2-mA drive		21	35	ns
J12	TCK fall to Data Valid from Data Valid	4-mA drive	-	14	25	ns
t _{TDO_DV}		8-mA drive		13	24	ns
		8-mA drive with slew rate control		18	28	ns
		2-mA drive		9	11	ns
J13	TCK fall to High-Z	4-mA drive	1	7	9	ns
t _{TDO_DVZ}	from Data Valid	8-mA drive] -	6	8	ns
		8-mA drive with slew rate control		7	9	ns

a. A ratio of at least 8:1 must be kept between the system clock and TCK.

Figure 25-8. JTAG Test Clock Input Timing





Figure 25-9. JTAG Test Access Port (TAP) Timing



25.2.5 Reset

Table 25-26. Reset Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
R1	T _{IRHWR}	Internal reset timeout after hardware reset ($\overline{\mbox{RST}}$ pin)	-	-	2	ms
R2	T _{IRSWR}	Internal reset timeout after software-initiated system reset	-	-	2	ms

Table 25-26. Reset Characteristics (continued)

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
R3	T_{IRWDR}	Internal reset timeout after watchdog reset	-	-	2	ms
R4	T _{IRMFR}	Internal reset timeout after MOSC failure reset	-	-	2	ms
R5	T _{MIN}	Minimum RST pulse width	2	-	-	μs

Figure 25-10. External Reset Timing (RST)




Figure 25-11. Software Reset Timing




Figure 25-12. Watchdog Reset Timing





Figure 25-13. MOSC Failure Reset Timing



25.2.6 Sleep Modes

Table 25-27. Sleep Modes AC Characteristics^a

Parameter No	Parameter	Parameter Name	Min	Nom	Max	Unit
D1	t _{wake_} s	Time to wake from interrupt in sleep or deep-sleep mode, not using the PLL	1	1	7	system clocks

Table 25-27. Sleep Modes AC Characteristics (continued)

Parameter No	Parameter	Parameter Name	Min	Nom	Max	Unit
D2	t _{WAKE_PLL_} S	Time to wake from interrupt in sleep or deep-sleep mode when using the PLL	-	-	T _{READY}	ms
D3	t _{ENTER_DS}	Time to enter deep-sleep mode from sleep request	-	0	16 ^b	ms

a. Values in this table assume the IOSC is the clock source during sleep or deep-sleep mode.

25.2.7 Hibernation Module


The Hibernation Module requires special system implementation considerations because it is intended to power down all other sections of its host device, refer to "Hibernation Module" on page 299.

Table 25-28. Hibernation Module AC Characteristics

Parameter No	Parameter	Parameter Name	Min	Nom	Max	Unit
H1	t _{HIB_LOW}	Internal 32.768 KHz clock reference rising edge to HIB asserted	20	-	-	μs
H2	t _{HIB_HIGH}	Internal 32.768 KHz clock reference rising edge to HTB deasserted	-	30	-	μs
H3	t _{WAKE_TO_HIB}	WAKE assert to HIB desassert (wake up time), internal Hibernation oscillator running during hibernation	62	-	124	μs
H4	t _{WAKE_TO_HIB}	WAKE assert to HIB desassert (wake up time), internal Hibernation oscillator stopped during hibernation	-	-	10	ms
H5	twake_clock	WAKE assertion time, internal Hibernation oscillator running during hibernation	62	-	-	μs
H6	twake_noclock	WAKE assertion time, internal Hibernation oscillator stopped during hibernation b	10	-	-	ms
H7	thib_reg_access	Access time to or from a non-volatile register in HIB module to complete	92	-	-	μs
H8	t _{HIB_TO_HIB}	HIB high time between assertions	100	-	-	ms
H9	t _{ENTER_HIB}	Time to enter hibernation mode from hibernation request	-	0	50 ^c	ms
H10	t _{VDDRISE_HIB}	Supply voltage (V _{DD}) rise time when waking from hibernation (1.8V-3.0V)	-	-	1.5	ms

a. Code begins executing after the time period specified by T_{IRPOR} following the deassertion of $\overline{\mathtt{HIB}}$.

Figure 25-14. Hibernation Module Timing with Internal Oscillator Running in Hibernation



b. Nominal specification occurs 99.9995% of the time.

b. This mode is used when the PINWEN bit is set and the RTCEN bit is clear in the HIBCTL register.

c. Nominal specification occurs 99.998% of the time.

Figure 25-15. Hibernation Module Timing with Internal Oscillator Stopped in Hibernation





Figure 25-16. VDD Ramp when Waking from Hibernation



25.2.8 General-Purpose I/O (GPIO)

Note: All GPIOs are 5-V tolerant.

Table 25-29. GPIO Characteristics

Parameter	Parameter Name	Condition	Min	Nom	Max	Unit
	GPIO Rise Time (from 20% to 80%	2-mA drive		14	20	ns
		4-mA drive]	7	10	ns
GPIOR	of V _{DD})	8-mA drive] -	4	5	ns
	OI V _{DD})	8-mA drive with slew rate control]	6	8	ns
		2-mA drive		14	21	ns
	GPIO Fall Time (from 80% to 20%	4-mA drive]	7	11	ns
t _{GPIOR}	of V _{DD})	8-mA drive	-	4	6	ns
		8-mA drive with slew rate control		6	8	ns

25.2.9 External Peripheral Interface (EPI)

When the EPI module is in SDRAM mode, the drive strength must be configured to 8 mA. Table 25-30 on page 1221 shows the rise and fall times in SDRAM mode with 16 pF load conditions. When the EPI module is in Host-Bus or General-Purpose mode, the values in Table 25-29 on page 1220 should be used.

Table 25-30. EPI SDRAM Characteristics


Parameter	Parameter Name	Condition	Min	Nom	Max	Unit
t _{SDRAMR}	EPI Rise Time (from 20% to 80% of V_{DD})	8-mA drive, C _L = 16 pF	-	2	3	ns
t _{SDRAMF}	EPI Fall Time (from 80% to 20% of V_{DD})	8-mA drive, C _L = 16 pF	-	2	3	ns

Table 25-31. EPI SDRAM Interface Characteristics^a

Parameter No	Parameter	Parameter Name	Min	Nom	Max	Unit
E1	t _{CK}	SDRAM Clock period	20	-	-	ns
E2	t _{CH}	SDRAM Clock high time	10	-	-	ns
E3	t _{CL}	SDRAM Clock low time	10	-	-	ns
E4	t _{cov}	CLK to output valid	-5	-	5	ns
E5	t _{col}	CLK to output invalid	-5	-	5	ns
E6	t _{COT}	CLK to output tristate	-5	-	5	ns
E7	t _S	Input set up to CLK	10	-	-	ns
E8	t _H	CLK to input hold	0	-	-	ns
E9	t _{PU}	Power-up time	100	-	-	μs
E10	t _{RP}	Precharge all banks	20	-	-	ns
E11	t _{RFC}	Auto refresh	66	-	-	ns
E12	t _{MRD}	Program mode register	40	40	40	ns

a. The EPI SDRAM interface must use 8-mA drive.

Figure 25-17. SDRAM Initialization and Load Mode Register Timing



- :
 I. If CS is high at clock high time, all applied commands are NOP.
 2. The Mode register may be loaded prior to the auto refresh cycles if desired.
 3. JEDEC and PC100 specify three clocks.
 4. Outputs are guaranteed High-Z after command is issued.






Figure 25-19. SDRAM Write Timing





Table 25-32. EPI Host-Bus 8 and Host-Bus 16 Interface Characteristics

Parameter No	Parameter	Parameter Name	Min	Nom	Max	Unit
E14	t _{ISU}	Read data set up time	10	-	-	ns
E15	t _{IH}	Read data hold time	0	-	-	ns
E16	t _{DV}	WEn to write data valid	-	-	5	ns
E17	t _{DI}	Data hold from WEn invalid	2	-	-	EPI Clocks
E18	t _{ov}	CSn to output valid	-5	-	5	ns
E19	t _{OINV}	CSn to output invalid	-5	-	5	ns
E20	t _{STLOW}	WEn / RDn strobe width low	2	-	-	EPI Clocks
E21	t _{FIFO}	FEMPTY and FFULL setup time to clock edge	2	-	-	System Clocks
E22	t _{ALEHIGH}	ALE width high	-	1	-	EPI Clocks

Table 25-32. EPI Host-Bus 8 and Host-Bus 16 Interface Characteristics (continued)


Parameter No	Parameter	Parameter Name	Min	Nom	Max	Unit
E23	t _{CSLOW}	CSn width low	4	-	-	EPI Clocks
E24	t _{ALEST}	ALE rising to WEn / RDn strobe falling	2	-	-	EPI Clocks
E25	t _{ALEADD}	ALE falling to ADn tristate	1	-	-	EPI Clocks

Figure 25-20. Host-Bus 8/16 Mode Read Timing



^a BSEL0n and BSEL1n are available in Host-Bus 16 mode only.

Figure 25-21. Host-Bus 8/16 Mode Write Timing




^a BSEL0n and BSEL1n are available in Host-Bus 16 mode only.

E22-ALE (EPI0S30) E18-E23 CSn (EPI0S30) WRn (EPI0S29) E19-E18-E24 RDn/OEn E20 (EPI0S28) BSEL0n/ BSEL1n^a **←**E14--E15 Muxed Address Data Address/Data

Figure 25-22. Host-Bus 8/16 Mode Muxed Read Timing

Figure 25-23. Host-Bus 8/16 Mode Muxed Write Timing



^a BSEL0n and BSEL1n are available in Host-Bus 16 mode only.

Table 25-33. EPI General-Purpose Interface Characteristics

Parameter No	Parameter	Parameter Name	Min	Nom	Max	Unit
E25	t _{CK}	General-Purpose Clock period	20	-	-	ns
E26	t _{CH}	General-Purpose Clock high time	10	-	-	ns
E27	t _{CL}	General-Purpose Clock low time	10	-	-	ns
E28	t _{ISU}	Input signal set up time to rising clock edge	10	-	-	ns
E29	t _{IH}	Input signal hold time from rising clock edge	10	-	-	ns
E30	t _{DV}	Falling clock edge to output valid	-5	-	5	ns
E31	t _{DI}	Falling clock edge to output invalid	-5	-	5	ns
E32	t _{RDYSU}	iRDY assertion or deassertion set up time to falling clock edge	10	-	-	ns

^a BSEL0n and BSEL1n are available in Host-Bus 16 mode only.





Figure 25-24. General-Purpose Mode Read and Write Timing

The above figure illustrates accesses where the FRM50 bit is clear, the FRMCNT field is 0x0, the RD2CYC bit is clear, and the WR2CYC bit is clear.





25.2.10 Analog-to-Digital Converter (ADC)

Table 25-34. ADC Characteristics^a

Parameter	Parameter Name	Min	Nom	Max	Unit
	Maximum single-ended, full-scale analog input voltage, using internal reference	-	-	3.0	V
	Maximum single-ended, full-scale analog input voltage, using external reference	-	-	V _{REFA}	V
V · ·	Minimum single-ended, full-scale analog input voltage	0.0	-	-	V
V _{ADCIN}	Maximum differential, full-scale analog input voltage, using internal reference	-	-	1.5	V
	Maximum differential, full-scale analog input voltage, using external reference	-	-	V _{REFA} /2	V
	Minimum differential, full-scale analog input voltage	0.0	-	-	V
N	Resolution	10		bits	
f _{ADC}	ADC internal clock frequency ^b	14 16 18		18	MHz
t _{ADCCONV}	Conversion time ^c		1		μs
f ADCCONV	Conversion rate ^c		1000		k samples/s
t _{ADCSAMP}	Sample time	187.5	-	-	ns
t _{LT}	Latency from trigger to start of conversion	-	2	-	system clocks
ال	ADC input leakage	-	-	±1.0	μA
R _{ADC}	ADC equivalent resistance	-	-	10	kΩ
C _{ADC}	ADC equivalent capacitance	0.9	1.0	1.1	pF
EL	Integral nonlinearity error	-	-	±1	LSB
E _D	Differential nonlinearity error	-	-	±1	LSB
E _O	Offset error	-	-	±1	LSB
E _G	Full-scale gain error	-	-	±3	LSB
E _{TS}	Temperature sensor accuracy	-	-	±5	°C

a. The ADC reference voltage is 3.0 V. This reference voltage is internally generated from the 3.3 VDDA supply by a band gap circuit.

b. The ADC must be clocked from the PLL or directly from an external clock source to operate properly.

c. The conversion time and rate scale from the specified number if the ADC internal clock frequency is any value other than 16 MHz.

Stellaris® Microcontroller

VDD

ESD
Clamp

RADC

10-bit
converter

CADC

Sample and hold
ADC converter

Figure 25-26. ADC Input Equivalency Diagram

Table 25-35. ADC Module External Reference Characteristics^a

Parameter	Parameter Name	Min	Nom	Max	Unit
V _{REFA}	External voltage reference for ADC ^b	2.4	-	3.06	V
IL	External voltage reference leakage current	-	±1.0	-	μΑ

a. Care must be taken to supply a reference voltage of acceptable quality.

Table 25-36. ADC Module Internal Reference Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
V _{REFI}	Internal voltage reference for ADC	-	3.0	-	V
E _{IR}	Variation across temperature for a given device	-	-	±2.5	%

25.2.11 Synchronous Serial Interface (SSI)

Table 25-37. SSI Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
S1	t _{CLK_PER}	SSIClk cycle time	2	-	65024	system clocks
S2	t _{CLK_HIGH}	SSIC1k high time	-	0.5	-	t clk_per
S3	t _{CLK_LOW}	SSIC1k low time	-	0.5	-	t clk_per
S4	t _{CLKRF}	SSIClk rise/fall time ^a	-	4	6	ns
S5	t _{DMD}	Data from master valid delay time	0	-	1	system clocks
S6	t _{DMS}	Data from master setup time	1	-	-	system clocks
S7	t _{DMH}	Data from master hold time	2	-	-	system clocks
S8	t _{DSS}	Data from slave setup time	1	-	-	system clocks
S9	t _{DSH}	Data from slave hold time	2	-	-	system clocks

a. Note that the delays shown are using 8-mA drive strength.

b. Ground is always used as the reference level for the minimum conversion value.

Figure 25-27. SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement





Figure 25-28. SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer






Figure 25-29. SSI Timing for SPI Frame Format (FRF=00), with SPH=1

25.2.12 Inter-Integrated Circuit (I²C) Interface

Table 25-38. I²C Characteristics


Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
I1 ^a	t _{SCH}	Start condition hold time	36	-	-	system clocks
I2 ^a	t _{LP}	Clock Low period	36	-	-	system clocks
I3 ^b	t _{SRT}	I2CSCL/I2CSDA rise time (V $_{IL}$ =0.5 V to V $_{IH}$ =2.4 V)	-	-	(see note b)	ns
I4 ^a	t _{DH}	Data hold time	2	-	-	system clocks
15 ^c	t _{SFT}	I2CSCL/I2CSDA fall time (V $_{IH}$ =2.4 V to V $_{IL}$ =0.5 V)	-	9	10	ns
I6 ^a	t _{HT}	Clock High time	24	-	-	system clocks
I7 ^a	t _{DS}	Data setup time	18	-	-	system clocks
I8 ^a	t _{SCSR}	Start condition setup time (for repeated start condition only)	36	-	-	system clocks
19 ^a	t _{SCS}	Stop condition setup time	24	-	-	system clocks

a. Values depend on the value programmed into the TPR bit in the I²C Master Timer Period (I2CMTPR) register; a TPR programmed for the maximum I2CSCL frequency (TPR=0x2) results in a minimum output timing as shown in the table above. The I²C interface is designed to scale the actual data transition time to move it to the middle of the I2CSCL Low period. The actual position is affected by the value programmed into the TPR; however, the numbers given in the above values are minimum values.

b. Because I2CSCL and I2CSDA are open-drain-type outputs, which the controller can only actively drive Low, the time I2CSCL or I2CSDA takes to reach a high level depends on external signal capacitance and pull-up resistor values.

c. Specified at a nominal 50 pF load.

Figure 25-30. I²C Timing



25.2.13 Inter-Integrated Circuit Sound (I²S) Interface

Table 25-39. I²S Master Clock (Receive and Transmit)

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
M1	t _{MCLK_PER}	Cycle time	20.3	-	-	ns
M2	t _{MCLKRF}	Rise/fall time	See Table	25-29 on pa	ge 1220.	ns
M3	t _{MCLK_HIGH}	High time	10	-	-	ns
M4	t _{MCLK_LOW}	Low time	10	-	-	ns
M5	t _{MDC}	Duty cycle	48	-	52	%
M6	t _{MJITTER}	Jitter	-	-	2.5	ns

Table 25-40. I²S Slave Clock (Receive and Transmit)

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
M7	t _{SCLK_PER}	Cycle time	80	-	-	ns
M8	t _{SCLK_HIGH}	High time	40	-	-	ns
M9	t _{SCLK_LOW}	Low time	40	-	-	ns
M10	t _{SDC}	Duty cycle	-	50	-	%

Table 25-41. I²S Master Mode

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
M11	t _{MSWS}	SCK fall to WS valid	-	-	10	ns
M12	t _{MSD}	SCK fall to TXSD valid	-	-	10	ns
M13	t _{MSDS}	RXSD setup time to SCK rise	10	-	-	ns
M14	t _{MSDH}	RXSD hold time from SCK rise	10	-	-	ns

Figure 25-31. I²S Master Mode Transmit Timing




Figure 25-32. I²S Master Mode Receive Timing




Table 25-42. I²S Slave Mode

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
M15	t _{SCLK_PER}	Cycle time	80	-	-	ns
M16	t _{SCLK_HIGH}	High time	40	-	-	ns
M17	t _{SCLK_LOW}	Low time	40	-	-	ns
M18	t _{SDC}	Duty cycle	-	50	-	%
M19	t _{SSETUP}	WS setup time to SCK rise	-	-	25	ns
M20	t _{SHOLD}	WS hold time from SCK rise	-	-	10	ns
M21	t _{SSD}	SCK fall to TXSD valid	-	-	20	ns
M22	t _{SLSD}	Left-justified mode, WS to TXSD	-	-	20	ns
M23	t _{SSDS}	RXSD setup time to SCK rise	10	-	-	ns
M24	t _{SSDH}	RXSD hold time from SCK rise	10	-	-	ns

Figure 25-33. I²S Slave Mode Transmit Timing





Figure 25-34. I²S Slave Mode Receive Timing



25.2.14 Ethernet Controller

Table 25-43. 100BASE-TX Transmitter Characteristics^a

Parameter Name	Min	Nom	Max	Unit
Peak output amplitude	950	-	1050	mVpk
Output amplitude symmetry	98	-	102	%

Table 25-43. 100BASE-TX Transmitter Characteristics (continued)

Parameter Name	Min	Nom	Max	Unit
Output overshoot	-	-	5	%
Rise/Fall time	3	-	5	ns
Rise/Fall time imbalance	-	-	500	ps
Duty cycle distortion	-	-	-	ps
Jitter	-	-	1.4	ns

a. Measured at the line side of the transformer.

Table 25-44. 100BASE-TX Transmitter Characteristics (informative)^a

Parameter Name	Min	Nom	Max	Unit
Return loss	16	-	-	dB
Open-circuit inductance	350	-	-	μH

a. The specifications in this table are included for information only. They are mainly a function of the external transformer and termination resistors used for measurements.

Table 25-45. 100BASE-TX Receiver Characteristics

Parameter Name	Min	Nom	Max	Unit
Signal detect assertion threshold	600	700	-	mVppd
Signal detect de-assertion threshold	350	425	-	mVppd
Differential input resistance	-	3.6	-	kΩ
Jitter tolerance (pk-pk)	4	-	-	ns
Baseline wander tracking	-80	-	+80	%
Signal detect assertion time	-	-	1000	μs
Signal detect de-assertion time	-	-	4	μs

Table 25-46. 10BASE-T Transmitter Characteristics^a

Parameter Name	Min	Nom	Max	Unit
Peak differential output signal	2.2	-	2.7	V
Harmonic content	27	-	-	dB
Link pulse width	-	100	-	ns
Start-of-idle pulse width	-	300 350	-	ns

a. The Manchester-encoded data pulses, the link pulse and the start-of-idle pulse are tested against the templates and using the procedures found in Clause 14 of *IEEE 802.3*.

Table 25-47. 10BASE-T Transmitter Characteristics (informative)^a

Parameter Name	Min	Nom	Max	Unit
Output return loss	15	-	-	dB
Output impedance balance	29-17log(f/10)	-	-	dB
Peak common-mode output voltage	-	-	50	mV
Common-mode rejection	-	-	100	mV
Common-mode rejection jitter	-	-	1	ns

a. The specifications in this table are included for information only. They are mainly a function of the external transformer and termination resistors used for measurements.

Table 25-48. 10BASE-T Receiver Characteristics

Parameter Name	Min	Nom	Max	Unit
Jitter tolerance (pk-pk)	30	26	-	ns
Input squelched threshold	340	440	540	mVppd
Differential input resistance	-	3.6	-	kΩ
Common-mode rejection	25	-	-	V

Table 25-49. Isolation Transformers^a

Name	Value	Condition		
Turns ratio	1 CT : 1 CT	+/- 5%		
Open-circuit inductance	350 uH (min)	@ 10 mV, 10 kHz		
Leakage inductance	0.40 uH (max)	@ 1 MHz (min)		
Inter-winding capacitance	25 pF (max)			
DC resistance	0.9 Ohm (max)			
Insertion loss	0.4 dB (typ)	0-65 MHz		
HIPOT	1500	Vrms		

a. Two simple 1:1 isolation transformers are required at the line interface. Transformers with integrated common-mode chokes are recommended for exceeding FCC requirements. This table gives the recommended line transformer characteristics.

Note: The 100Base-TX amplitude specifications assume a transformer loss of 0.4 dB.

Table 25-50. Ethernet Reference Crystal

Name	Value	Condition
Frequency	25.00000	MHz
Frequency tolerance ^a	±50	PPM
Oscillation mode	Parallel resonance, fundamental mode	
Parameters at 25° C ±2° C; Drive level = 0.5 mW		
Drive level (typ)	50-100	μW
Shunt capacitance (max)	10	pF
Motional capacitance (min)	10	fF
Series resistance (max)	60	Ω
Spurious response (max)	> 5 dB below main within 500 kHz	

a. This tolerance provides a guard band for temperature stability and aging drift.




Figure 25-35. External XTLP Oscillator Characteristics

Table 25-51. External XTLP Oscillator Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
XTLN _{ILV}	XTLN Input Low Voltage	-	-	0.8	-
XTLP _F	XTLP Frequency ^a	-	25.0	-	-
T _{CLKPER}	XTLP Period ^a	-	40	-	-
XTLP _{DC}	XTLP Duty Cycle	40	-	60	%
		40		60	
T _r , T _f	Rise/Fall Time	-	-	4.0	ns
T _{JITTER}	Absolute Jitter	-	-	0.1	ns

a. IEEE 802.3 frequency tolerance ±50 ppm.

25.2.15 Universal Serial Bus (USB) Controller

The Stellaris USB controller AC electrical specifications are compliant with the *Universal Serial Bus Specification Rev. 2.0* (full-speed and low-speed support) and the *On-The-Go Supplement to the USB 2.0 Specification Rev. 1.0*.

25.2.16 Analog Comparator

Table 25-52. Analog Comparator Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
V _{OS}	Input offset voltage	-	±10	±25	mV
V _{CM}	Input common mode voltage range	0	-	V _{DD} -1.5	V
C _{MRR}	Common mode rejection ratio	50	-	-	dB
T _{RT}	Response time	-	-	1	μs
T _{MC}	Comparator mode change to Output Valid	-	-	10	μs

Table 25-53. Analog Comparator Voltage Reference Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
R_{HR}	Resolution high range	-	V _{DD} /31	-	LSB

Table 25-53. Analog Comparator Voltage Reference Characteristics (continued)

Parameter	Parameter Name	Min	Nom	Max	Unit
R _{LR}	Resolution low range	-	V _{DD} /23	-	LSB
A _{HR}	Absolute accuracy high range	-	-	±1/2	LSB
A _{LR}	Absolute accuracy low range	-	-	±1/4	LSB

A Register Quick Reference

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Process									· ·		_		
R0, type F	R/W, , reset	- (see page	82)												
								ATA							
D4 4	204/4	(. 00)				DF	ATA							
R1, type i	R1, type R/W, , reset - (see page 82) DATA														
DATA R2, type R/W, , reset - (see page 82)															
R2, type R/W, , reset - (see page 82) DATA															
DATA DATA															
R3. type F	R/W reset	- (see page	82)												
							D/	ATA							
								ATA							
R4, type F	R/W, , reset	- (see page	82)												
							DA	ATA							
							DA	ATA							
R5, type F	R/W, , reset	- (see page	82)												
								ATA							
							DA	ATA							
R6, type F	R/W, , reset	- (see page	82)												
								ATA							
							DA	ATA							
R7, type F	R/W, , reset	- (see page	82)												
								ATA							
Do tupo E	P/M rooot	(000 0000	. 02)				DF	ATA							
Ko, type i	t/vv, , reset	- (see page	: 62)				D/	ATA							
								ATA							
R9, type F	R/W, , reset	- (see page	e 82)												
7, 31	,,	(,				DA	ATA							
								ATA							
R10, type	R/W, , rese	t - (see pag	je 82)												
							DA	ATA							
							DA	ATA							
R11, type	R/W, , rese	t - (see pag	je 82)												
							DA	ATA							
							DA	ATA							
R12, type	R/W, , rese	t - (see pag	je 82)												
								ATA							
00.4		/	00)				DA	ATA							
SP, type F	c/vv, , reset	- (see page	e 83)					· D							
								SP SP							
IR type !	R/W rocos	0xFFFF.FF	FF (see no	ne 84)				"							
Lix, type i	, ieset	VALIFF.FF	i i (see pa(gc 0 4)			1.11	NK							
								NK							
PC, type I	R/W reset	- (see page	e 85)				2.1	-							
-, ,,,,,	, ,	(page	,				P	C							
								C							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PSR, type	R/W, , rese	et 0x0100.0	000 (see p	age 86)											
N	Z	С	V	Q	ICI	/ IT	THUMB								
		ICI	/ IT									ISRNUM			
PRIMASK	, type R/W,	, reset 0x0	0000.0000 (see page 90))										
															PRIMASK
FAULTMA	SK. type R	/W reset	0x0000.000	00 (see page	91)										
	, ., ,,	,,			,										
															FAULTMASK
RASEDRI	type P/W	reset fivil	000 0000 (see page 92)										1
DAOLI KI	, type law,	, 16361 020	000.0000 (Jee page 32	,										
									BASEPRI						
CONTRO	L 4 D04		2000 2000	(0	0)				DASEFRI						
CONTRO	L, type R/vv	, , reset ux	0000.0000	(see page 9	3)							1			
														ACD	TMDI
														ASP	TMPL
	-M3 Peri														
System	Timer (SysTick)) Regist	ers											
Base 0xl	E000.E000)													
STCTRL,	type R/W, o	ffset 0x010	0, reset 0x	0000.0004											
															COUNT
													CLK_SRC	INTEN	ENABLE
STRELOA	AD, type R/V	N, offset 0x	(014, reset	0x0000.000	10										
											REL	.OAD			
							REL	OAD							
STCURRE	ENT, type R	/WC, offset	t 0x018, re:	set 0x0000.0	0000										
		,									CUR	RENT			
							CURF	RENT							
Cortox	M2 Dori	oborolo													
Nested	-M3 Perip Vectore E000.E000	d Interru	ıpt Cont	troller (N	VIC) Reg	gisters									
EN0. type	R/W, offset	t 0x100. re:	set 0x0000	.0000											
	,						IN	IT							
							IN								
EN1 type	R/W, offse	t 0v104 re	eat OvOOOO	0000											
LIVI, type	IN W, OIISE	L UX 104, 16	Set UXUUUU	.0000								INIT			
							IN	IT.				INT			
DIGO to	- DAM - #-		4 0000	2 2222			IIV								
DISU, type	e R/W, offse	et ux180, re	set uxuuut	0.0000				-							
							IN.								
							IN	11							
DIS1, type	e R/W, offse	et 0x184, re	set 0x0000	0.0000											
												INT			
							IN	IT							
PEND0, ty	ype R/W, of	fset 0x200,	reset 0x00	000.0000											
							IN	IT							
							IN	IT							
PEND1, ty	ype R/W, of	fset 0x204,	reset 0x00	000.0000											
												INT			
							IN	İT							
UNPENDO	0, type R/W,	offset 0x2	80, reset 0	x0000.0000											
							IN	IT							
							IN	IT							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UNPEND1	, type R/W	offset 0x2	84, reset 0:	x0000.0000				1				l			
												INT			
							ll ll	NT							
ACTIVE0,	type RO, o	ffset 0x300), reset 0x0	000.000											
							II	NT							
							II	NT							
ACTIVE1,	type RO, o	ffset 0x304	l, reset 0x0	000.000											
												INT			
							ll ll	NT							
PRI0, type	R/W, offse	et 0x400, re	set 0x0000	.0000											
	INTD								INTC						
	INTB								INTA						
PRI1, type	R/W, offse	et 0x404, re	set 0x0000	.0000											
	INTD								INTC						
	INTB								INTA						
PRI2, type	R/W, offse	et 0x408, re	set 0x0000	.0000											
	INTD								INTC						
	INTB								INTA						
PRI3, type	R/W, offse	et 0x40C, re	eset 0x0000	0.0000											
	INTD								INTC						
	INTB								INTA						
PRI4, type	R/W, offse	et 0x410, re	set 0x0000	.0000											
	INTD								INTC						
	INTB								INTA						
PRI5, type	R/W, offse	et 0x414, re	set 0x0000	.0000											
	INTD								INTC						
	INTB								INTA						
PRI6, type		et 0x418, re	set 0x0000	.0000				1				ı			
	INTD								INTC						
	INTB								INTA						
PRI7, type		et 0x41C, re	eset 0x0000	0.0000				I							
	INTD								INTC						
DDIO 4	INTB	4.0400		0000					INTA						
rkiö, type		et 0x420, re	Set UXUUU0	.0000				1	INITO						
	INTD								INTC						
DDIQ frm-		at 0v424 r-	set Avance	0000				L	INTA						
r Kia, type	INTD	et 0x424, re	Set OXUUUU					1	INTC						
	INTB								INTA						
PRI10 tvn		set 0x428, r	eset Oxono	0.0000				1							
. тато, тур	INTD	VA-20, I	2001 02000						INTC						
	INTB								INTA						
PRI11. tvn		set 0x42C, r	reset 0x000	00.0000				1							
-, -, P	INTD	,-							INTC						
	INTB								INTA						
PRI12, typ		set 0x430, r	eset 0x000	0.0000				1							
, -3P	INTD	,•							INTC						
	INTB								INTA						
PRI13, typ		set 0x434, r	eset 0x000	0.0000				1							
-, 7F	INTD	- ,-							INTC						
	INTB								INTA						

				l 07		0.5			00			1 40	10	47	10
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20	19	18	17	16 0
	type WO, o				10	3	0	,	U					'	0
ownia,	type wo, c	JIISEL OXI O	, reset oxo												
												IN ⁻	ΓID		
Cortox	-M3 Peri	nhorale			<u> </u>										
			CCD) Da	wintown											
	Contro		SCD) RE	gisters											
	ype R/W, of		reset OvOC	00000											
ACIER, t	ype Rave, O	IISEL UXUUU,	, reset uxut												
													DISEOLD	DISWBUF	DISMCY
CPUID tv	/pe RO, offs	set OvDOO	roset Ov/13	E C230									DIOI OLD	DIOVIDO	DIOMOTO
СРОЮ, ту	pe RO, on	SEL UNDOU,		/IP					VA	D				ON	
			IIV	///	PΔE	TNO			VA	ıĸ				EV	
INTCTRI	tuno D/M	offoot OvD	14 recet 0v	0000 0000	IAI										
	, type R/W,	Oliset uxbi	PENDSV		DENDOTOET	PENDSTCLR		ICDDDE	ICDDEND					VECDEND	
NMISET	VEC	PEND	FEINDSV	RETBASE	FENDSISEI	FENDSIGER		IORFRE	ISRPEND			VECACT		VECPEND	
VTAPIF			Q rocat for									VLUAUI			
v IADLE,	type R/W, o		o, reset uxi	JUUU.UUUU					OFFERT						
		BASE	OFFSET						OFFSET						
ADIN'T 4	no B/M see	ant Or DOC		05 0000											
APIN I, ty	pe R/W, off	Set UXDUC,	reset uxFA	105.0000			\ /E-0:	TI(E)(
ENDIANESS						PRIGROUF		TKEY					0.0050050	. =====	\ EOTDEOE
						PRIGROUP							SYSHESHEQ	VECTCLRACT	VECTRESE
SYSCIRL	_, type R/W	, offset uxu	110, reset 0	X0000.0000								1			
											SEVONPEND		SLEEPDEEP	SLEEPEXIT	
CFGCTRI	L, type R/W	, offset 0xE	014, reset 0	x0000.0200)			ı							
						STKALIGN	BFHFNMIGN				DIV0	UNALIGNED		MAINPEND	BASETH
SYSPRI1,	, type R/W,	offset 0xD	18, reset 0x	0000.0000											
									USAGE						
	BUS								MEM						
SYSPRI2,	, type R/W,	offset 0xD	IC, reset 0x	0000.0000											
	SVC														
SYSPRI3,	, type R/W,	offset 0xD2	20, reset 0x	0000.0000											
	TICK								PENDSV						
									DEBUG						
SYSHND	CTRL, type	R/W, offse	t 0xD24, re	set 0x0000.	0000										
													USAGE	BUS	MEM
SVC	BUSP	MEMP	USAGEP	TICK	PNDSV		MON	SVCA				USGA		BUSA	MEMA
FAULTST	AT, type R/	W1C, offse	t 0xD28, re	set 0x0000.	0000										
						DIV0	UNALIGN					NOCP	INVPC	INVSTAT	UNDEF
BFARV			BSTKE	BUSTKE	IMPRE	PRECISE	IBUS	MMARV			MSTKE	MUSTKE		DERR	IERR
HFAULTS	STAT, type F	R/W1C, offs	et 0xD2C, ı	reset 0x000	0.000										
DBG	FORCED														
														VECT	
MMADDR	R, type R/W,	offset 0xD	34, reset -												
							AD	DR							
							AD	DR							
FAULTAD	DR, type R	/W, offset 0	xD38, rese	t -											
							AD	DR							
								DR							
							, , ,								

31	30	29	28	27	200	25	24	22	22	21	20	19	10	17	16
15	14	13	12	11	26 10	9	8	23 7	6	5	20 4	3	18	1	0
			12	- ''	10	3	0	,	•	3	7			<u>'</u>	
	-M3 Peri _l y Protec		t (MPU) I	Reaiste	rs										
	E000.E000		. (. •										
MPUTYPI	E, type RO,	offset 0xD	90, reset 0x	0080.0800)										
											IRE	SION			
			DRE	GION											SEPARATE
MPUCTR	L, type R/W	, offset 0xI	094, reset 0	x0000.000	0										
													PRIVDEFEN	HFNMIENA	ENABLE
MPUNUM	IBER, type I	R/W, offset	0xD98, res	et 0x0000.	0000										
														NUMBER	
MPUBAS	E, type R/W	, offset 0xl	D9C, reset (0x0000.000	00										
					ADDD		AD	DR			VALID			REGION	
MDUDAG	E4 6 P*	N offer-10	√DA4 ====1	020000	ADDR						VALID			KEGIUN	
MPUBAS	E1, type R/\	v, orrset 0	KDA4, reset	UXUU00.00	100			NDD.							
					ADDR		AL	DR			VALID			REGION	
MDUDAC	F2 4 ma D/	N offeet 0	·DAC reset	. 00000 0							VALID			REGION	
MPUBAS	E2, type R/\	N, offset u	KDAC, rese	t uxuuuu.u	000		۸۵	NDD.							
					ADDR		AL	DR			VALID			REGION	
MDUDAC	F2 4 ma D/	N offeet 0	vDD4 =====4	00000							VALID			REGION	
MPUBAS	E3, type R/\	w, onset o	KDB4, reset	UXUUUU.UI	JUU		٨٦	NDD.							
					ADDR		AL	DR			VALID			REGION	
MOLLATT	D 41ma D/M	offeet Ov	240 =====	×0000 000							VALID			REGION	
MPUAITI	R, type R/W	, offset uxL		 	10	AD					TEV			С	В
			XN	PD		AP					TEX	SIZE	S	C	B ENABLE
MOLLATT	D4 from a D/M	V affact Ov			100							SIZE			ENABLE
MPUALIF	R1, type R/V	v, onset ux		UXUUUU.UU	100	AP					TEX		S	С	В
			XN			AP					IEX	SIZE	3	C	ENABLE
MDIIATTI	R2, type R/V	V offect Ov			100							SIZL			LIVABLE
MPUALIT	Kz, type K/V	v, onset ux	XN	0.0000.00		AP					TEX		S	С	В
			SF			AF					IEA	SIZE	3	C	ENABLE
MDIIATTI	R3, type R/V	V offect Ov			100							OIZL			LIVABLE
WIFUATTI	X3, type IV	v, onset ox	XN	0.0000.00		AP					TEX		S	С	В
			SF	 		AF					IEA	SIZE	3	C	ENABLE
Custon	. 0	1		(D								OIZE			ENTOLL
	Control														
	e RO, offse		eat - /200 no	21E)											
טטוט, נyp	e no, onse	VER	eer - (see ba	49 C 4 10)				1			CL	ASS			
		VER	MΔ	JOR								NOR			
DRODOT	L, type R/W	offect from			D (see page	217)					IVIII	,UI			
DORUI	L, type R/V	, Jiiset uxu	.55, 1656t U		oce page	11)									
														BORIOR	
DIS tupo	RO, offset	0.050 200	at Ovonon o	000 (600 5	age 219)									BOINIOR	
KIO, type	NO, onset	UAUDU, FESE	# UXUUUU.U	ooo (see p	aye 2 10)										
							MUSCEI IDDIO	USBPLLLRIS	PILIDIO					BORRIS	
IMC turn	R/W, offset	0.054 ===	ent Ovennon	0000 (000	nage 220)		NOOFUFRIS	JODS LELINIS	LLLINIO					בווווסם	
пис, суре	ANTE, UNSE	. UAUD4, FBS	. UXUUUU.	0000 (866	paye 220)										
							MUSCOI IDINA	USBPLLLIM	DITIM					BORIM	
							IVICCAFUFIIVI	OODI. LEELINI	FLLLIIVI					DOKIN	

30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R/W1C, o	ffset 0x058	s, reset 0x0	000.0000 (s	ee page 22	22)		1							
						MOSCPUPMIS	USBPLLLMIS	PLLLMIS					BORMIS	
R/W, offs	et 0x05C,	reset - (see	page 224)											
									WDT4	0)4/	WDTO	DOD	DOD	MOSCFAIL
2011 55			2.54	200)					WDI1	SW	WDTO	BUR	PUR	EXT
R/W, offse	t 0x060, re	set 0x0/80		page 226)	0)/(0	NDIV (LIOEOVODII (
	DWDDN				513			USESTSDIV	080	SPC			IOSCDIS	MOSCOK
no PO of		rosot (so		`		A IAL			030	- SINO			1030013	WOOCDIC
pe RO, oi	1561 02004	, 16561 - (56	e page 230	,										
					F							R		
L type P/	M offeet 0	v06C rosot	. 0~0000 00	00 (see pa										
L, type K/	vv, onset o	AUUC, Tesei	0.0000.00	oo (see pa	ge 231)									
						PORT.I	PORTH	PORTG	PORTE	PORTE	PORTO	PORTO	PORTR	PORTA
R/W offe	et 0x070 =	eset 0x070	0.6810 (90	nane 333		1 01(10	1 . 0/(111	1 5.010	1 0.011	TORTE	1 0.010	1 51(10	1 OIVID	· OITIA
	O. UAU/U, I	5361 58076	J.00 10 (SE					SYSDIV2I SE						
	PWRDN2		BYPASS2	0.0					OSCSRC2					
		7C. reset 0) (see page	236)									
.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		(322 page										
														CVAL
FG. type	R/W. offset	0x144. res	et 0x0780.	0000 (see p	age 237)									
-, ., ,	, 550													
				23011					DSOSCSRO)				
, type R/W	, offset 0x	150, reset 0	x0000.000) (see page	239)									
, , ,	,			(111)										
					CAL	UPDATE					UT			
Γ, type RO	, offset 0x	154, reset 0	x0000.0040) (see page	241)	1								
											DT			
					RES	SULT					CT			
FG, type F	R/W, offset	0x170, rese	et 0x0000.0	000 (see pa	age 242)									
					R	ΧI						R	XF	
					T.	XI						T	KF	
RO, offset	0x004, res	set - (see pa	age 244)											
VE	R			FA	AM					PAR	TNO			
INCOUNT								TEMP		Pł	KG	ROHS	QU	IAL
RO, offset	0x008, res	et 0x00FF.0	03F (see p	age 246)			•							
						SRA	MSZ							
						FLAS	SHSZ							
		ot (see na	ge 247)											
RO, offset	0x010, res	et - (see pa			CAN1	CAN0							ADC1	ADC0
RO, offset	0x010, res	WDT1	- /		OAN									
RO, offset	•		MAXAD	C1SPD		C0SPD	MPU	HIB	TEMPSNS	PLL	WDT0	SWO	SWD	JTAG
MINS	/SDIV						MPU	HIB	TEMPSNS	PLL	WDT0	SWO	SWD	
MINS	/SDIV	WDT1					MPU	HIB	TEMPSNS	PLL	WDT0	SWO	SWD TIMER1	
MINS)	/SDIV	WDT1		age 249)	MAXAD	COSPD	MPU	HIB	TEMPSNS SSI1	PLL SSI0				JTAG
MINSY RO, offset EPI0 I2C1	/SDIV 0x014, res	WDT1 et 0x570F.5	6037 (see pa	age 249) COMP2	MAXAD	COSPD	MPU	HIB				TIMER2	TIMER1	JTAG TIMER0
MINSY RO, offset EPI0 I2C1	/SDIV 0x014, res	WDT1 et 0x570F.5	6037 (see pa	age 249) COMP2	MAXAD	COSPD	MPU ADCOAIN7	HIB ADCOAIN6	SSI1	SSI0		TIMER2	TIMER1 UART1	JTAG TIMER0 UART0
MINSY RO, offset EPI0 I2C1	/SDIV 0x014, res 0x018, res CCP5	wDT1 et 0x570F.5 12S0 12C0 et 0xBFFF.	7FC0 (see p	COMP2 coage 251) CCP2	COMP1	COMP0	ADC0AIN7		SSI1	SSI0	TIMER3	TIMER2 UART2	TIMER1 UART1	JTAG TIMER0
MINSY RO, offset EPI0 I2C1 RO, offset	Ox014, res Ox018, res CCP5 C2PLUS	et 0x570F.5 12S0 12C0 et 0xBFFF.	7FC0 (see p	cOMP2 comp2 page 251) cop2 copplete the company of the company	COMP1	COSPD COMPO	ADC0AIN7	ADC0AIN6	SSI1	SSI0	TIMER3	TIMER2 UART2	TIMER1 UART1	JTAG TIMER0 UART0
MINSY RO, offset EPI0 I2C1 RO, offset	Ox014, res Ox018, res CCP5 C2PLUS	et 0x570F.5 12S0 12C0 et 0xBFFF. CCP4 C2MINUS	7FC0 (see p	cOMP2 comp2 page 251) cop2 copplete the company of the company	COMP1	COSPD COMPO	ADC0AIN7	ADC0AIN6	SSI1	SSI0	TIMER3	TIMER2 UART2	TIMER1 UART1	JTAG TIMER0 UART0
	R/W1C, of R/W, offse R/W, offse Pe RO, of L, type R/ R/W, offse DIV400 JSBPWRDN type R/W, f, type R/W Type R/W Type R/W Type R/W Type R/W Type RO	R/W, offset 0x05C, I R/W, offset 0x060, re PWRDN PWRDN PERO, offset 0x064 L, type R/W, offset 0x070, r DIV400 JSBPWRDN PWRDN2 type R/W, offset 0x0 FG, type R/W, offset 0x T, type RO, offset 0x004, res VER	R/W1C, offset 0x058, reset 0x00 R/W, offset 0x05C, reset - (see R/W, offset 0x060, reset 0x0780 PWRDN PWRDN PPRO, offset 0x064, reset - (see R/W, offset 0x064, reset - (see R/W, offset 0x070, reset 0x07C DIV400 JSBPWRDN PWRDN2 type R/W, offset 0x07C, reset 0 FG, type R/W, offset 0x154, reset 0 T, type R/W, offset 0x154, reset 0 T, type R/W, offset 0x170, reset 0 RO, offset 0x004, reset - (see particles) RO, offset 0x004, reset - (see particles)	14 13 12 11 R/W1C, offset 0x058, reset 0x0000.0000 (s R/W, offset 0x05C, reset - (see page 224) RW, offset 0x060, reset 0x0780.3AD1 (see ACG PWRDN BYPASS) pe RO, offset 0x064, reset - (see page 230 L, type R/W, offset 0x06C, reset 0x0000.00 R/W, offset 0x070, reset 0x07C0.6810 (see DIV400 BYPASS2) type R/W, offset 0x07C, reset 0x0000.0000 FG, type R/W, offset 0x150, reset 0x0000.0000 Type R/W, offset 0x150, reset 0x0000.0000 Type R/W, offset 0x154, reset 0x0000.0000 Type R/W, offset 0x154, reset 0x0000.0000 RO, offset 0x004, reset - (see page 244) VER	14	14	R/W, offset 0x05c, reset - (see page 224) R/W, offset 0x06c, reset - (see page 224) R/W, offset 0x06c, reset 0x0780.3AD1 (see page 226) R/W, offset 0x06d, reset 0x0780.3AD1 (see page 226) R/W, offset 0x06d, reset 0x0780.3AD1 (see page 226) R/W, offset 0x06d, reset - (see page 230) FL, type R/W, offset 0x06c, reset 0x0000.0000 (see page 231) R/W, offset 0x07c, reset 0x0000.0000 (see page 231) R/W, offset 0x07c, reset 0x0000.0000 (see page 233) DIV400 SYSDIV2 SSEPWRDN PWRDN2 BYPASS2 type R/W, offset 0x07c, reset 0x0000.0000 (see page 236) FG, type R/W, offset 0x144, reset 0x0780.0000 (see page 237) DSDIVORIDE type R/W, offset 0x15d, reset 0x0000.0000 (see page 241) RESULT FG, type R/W, offset 0x170, reset 0x0000.0000 (see page 242) RXI TXI RCO, offset 0x004, reset - (see page 244) VER FAM INCOUNT RCO, offset 0x008, reset 0x00FF.003F (see page 246)	14	R/W, offset 0x058, reset 0x0000.0000 (see page 222) R/W, offset 0x056, reset - (see page 224) R/W, offset 0x056, reset 0x0780.3AD1 (see page 226) ACG SYSDIV USESYSDIV PWRDN BYPASS XTAL PPORTJ PORTH PORTG R/W, offset 0x064, reset - (see page 230) F. L, type R/W, offset 0x066, reset 0x0000.0000 (see page 231) R/W, offset 0x070, reset 0x0700.6810 (see page 233) DIV400 SYSDIV2 SYSDIV2 BYPASS2 type R/W, offset 0x07C, reset 0x0000.0000 (see page 236) FG, type R/W, offset 0x07C, reset 0x0000.0000 (see page 237) DSDIVORIDE type R/W, offset 0x154, reset 0x0000.0000 (see page 239)	14 13 12 11 10 9 8 7 6 5 R/W/IC, offset 0x058, reset 0x0000.0000 (see page 222) R/W, offset 0x05C, reset - (see page 224) R/W, offset 0x05C, reset - (see page 224) R/W, offset 0x06C, reset 0x0780.3AD1 (see page 226) ACG SYSDIV USESYSDIV USESYSDIV DESCRIPTION OF SYSDIV USESYSDIV US	14 13 12 11 10 9 8 7 6 5 4 RWIC, offset 0x058, reset 0x0000.0000 (see page 222) RIW, offset 0x05C, reset - (see page 224) RIW, offset 0x05C, reset 0x0780.3AD1 (see page 226) RIW, offset 0x06A, reset - (see page 230) FACG SYSDIV USESYSDIV OSCSRC PWRDIN BYPASS XTAL OSCSRC PRO, offset 0x06A, reset - (see page 230) FL. type RIW, offset 0x06C, reset 0x0000.0000 (see page 231) FRIW, offset 0x07C, reset 0x07C0.6810 (see page 233) DIV400 SYSDIV2 SYSDIV2 SYSDIV2 OSCSRC2 type RIW, offset 0x07C, reset 0x0000.0000 (see page 236) FG, type RIW, offset 0x14A, reset 0x0780.0000 (see page 237) DSDIVORIDE DSDIVORIDE FG, type RIW, offset 0x15A, reset 0x0000.0000 (see page 241) RESULT FG, type RIW, offset 0x170, reset 0x0000.0000 (see page 242) RIVI TXI RO, offset 0x06A, reset - (see page 244) VER FAM PAR INCOUNT PAR PAR INCOUNT PAR INC	14 13 12 11 10 9 8 7 6 5 4 3 RW1C, offset 0x058, reset 0x0000.0000 (see page 222) RW, offset 0x056, reset - (see page 224) RW, offset 0x05C, reset - (see page 224) RW, offset 0x05C, reset 0x0780.3AD1 (see page 226) RW, offset 0x060, reset 0x0780.3AD1 (see page 226) RW, offset 0x060, reset 0x0780.3AD1 (see page 226) FPWRDN BYPASS XTAL OSCSRC PPWRDN BYPASS XTAL OSCSRC PPRO, offset 0x064, reset - (see page 230) FL, type RIW, offset 0x06C, reset 0x0000.0000 (see page 231) RW, offset 0x07C, reset 0x0000.0000 (see page 231) RW, offset 0x07C, reset 0x07C0.8810 (see page 238) RW, offset 0x07C, reset 0x0000.0000 (see page 236) FG, type RIW, offset 0x144, reset 0x0780.0000 (see page 237) DSDIVORIDE DSOSCSRC type RIW, offset 0x150, reset 0x0000.0000 (see page 237) RESULT CT G, type RW, offset 0x170, reset 0x0000.0000 (see page 241) RESULT RESULT RESULT RESULT RESULT RO, offset 0x084, reset - (see page 244) VER FAM PARTNO INCOUNT RESULT FAM PARTNO INCOUNT FEMP PRESULT FEMP PARTNO INCOUNT FEMP PRESULT FEMP PARTNO INCOUNT FEMP PARTNO INCOUNT FEMP RESULT FEMP PARTNO INCOUNT FEMP PRESULT FEMP PARTNO INCOUNT FEMP RESULT FEMP PARTNO INCOUNT INCOUNT INCOUNT	14 13 12 11 10 9 8 7 6 5 4 3 2 RRW1C, offset 0x058, reset 0x0000,0000 (see page 222) RRW. offset 0x05C, reset - (see page 224) RRW. offset 0x05C, reset - (see page 224) RRW. offset 0x05C, reset - (see page 230) RRW. offset 0x05C, reset 0x07C0.6810 (see page 231) RRW. offset 0x07C, reset 0x07C0.6810 (see page 233) DIV400 SYSDIV2 SYS	14

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DC5, type	RO, offset	0x020, res	et 0x0000.0	0000 (see pa	age 255)										
DC6, type	RO, offset	0x024, res	et 0x0000.0	0013 (see pa	age 256)										
											USB0PHY			US	B0
DC7, type	RO, offset	0x028, res	et 0xFFFF.I	FFFF (see p	age 257)										
	DMACH30	DMACH29	DMACH28	DMACH27	DMACH26	DMACH25	DMACH24	DMACH23	DMACH22	DMACH21	DMACH20	DMACH19	DMACH18	DMACH17	DMACH16
DMACH15	DMACH14	DMACH13	DMACH12	DMACH11	DMACH10	DMACH9	DMACH8	DMACH7	DMACH6	DMACH5	DMACH4	DMACH3	DMACH2	DMACH1	DMACH
DC8, type	RO, offset	0x02C, res	et 0xFFFF.	FFFF (see	page 261)										
ADC1AIN15	ADC1AIN14	ADC1AIN13	ADC1AIN12	ADC1AIN11	ADC1AIN10	ADC1AIN9	ADC1AIN8	ADC1AIN7	ADC1AIN6	ADC1AIN5	ADC1AIN4	ADC1AIN3	ADC1AIN2	ADC1AIN1	ADC1AIN
ADC0AIN15	ADC0AIN14	ADC0AIN13	ADC0AIN12	ADC0AIN11	ADC0AIN10	ADC0AIN9	ADC0AIN8	ADC0AIN7	ADC0AIN6	ADC0AIN5	ADC0AIN4	ADC0AIN3	ADC0AIN2	ADC0AIN1	ADC0AIN0
DC9, type	RO, offset	0x190, res	et 0x00FF.0	00FF (see p	age 263)										
								ADC1DC7	ADC1DC6	ADC1DC5	ADC1DC4	ADC1DC3	ADC1DC2	ADC1DC1	ADC1DC
								ADC0DC7	ADC0DC6	ADC0DC5	ADC0DC4	ADC0DC3	ADC0DC2	ADC0DC1	ADC0DC
NVMSTAT	, type RO,	offset 0x1A	0, reset 0x	0000.0001	see page 2	65)									
															FWB
RCGC0, ty	ype R/W, of	fset 0x100,	reset 0x00	000040 (se	e page 266)									
			WDT1			CAN1	CAN0							ADC1	ADC0
				MAXAD	C1SPD	MAXAD	C0SPD		HIB			WDT0			
SCGC0, ty	ype R/W, of	fset 0x110,	reset 0x00	000040 (se	e page 269)									
			WDT1			CAN1	CAN0							ADC1	ADC0
				MAXAD	C1SPD	MAXAD	C0SPD		HIB			WDT0			
DCGC0, t	ype R/W, of	fset 0x120,	reset 0x00	1000040 (se	e page 272)									
	. ,	,	WDT1	,		CAN1	CAN0							ADC1	ADC0
									HIB			WDT0			
RCGC1, to	ype R/W, of	fset 0x104,	reset 0x00	l 1 000000 (se	e page 274)		l							
	EPI0	,	12S0	,	COMP2	COMP1	COMP0					TIMER3	TIMER2	TIMER1	TIMER0
	I2C1		12C0							SSI1	SSI0		UART2	UART1	UART0
SCGC1 to	ype R/W, of	fset Ox114		000000 (se	e nage 277)							******	4 1	
00001, 1,	EPI0	1501 02114,	1280		COMP2	COMP1	COMP0					TIMER3	TIMER2	TIMER1	TIMER0
	I2C1		12C0		COMITZ	COMPT	COMPO			SSI1	SSI0	TIMEIX	UART2	UART1	UART0
DCGC1 to	ype R/W, of	feat Ov124		000000 (66	e page 280	`				0011	0010		Oraciz	Oracii	0,4110
טכפט ו, ני	EPI0	1361 07 124,	1280		COMP2	COMP1	COMP0					TIMER3	TIMER2	TIMER1	TIMER0
	I2C1		12C0		COIVIF2	COIVIF	COMPO			SSI1	SSI0	TIMERS	UART2	UART1	UART0
DCCC2 4		f4 0×400		000000 (00		\				3311	3310		UAINIZ	OAKIT	OAICIO
RCGC2, t	ype R/W, of	iset ux iuo,		luuuuu (se	e page 263)									LIODO
	EPHY0	LIDMAA	EMAC0				CDIO	CDIOLL	CRICC	CDIOE	CRICE	CRICE	CRICC	CRIOR	USB0
00000	Dan -	UDMA		000000 /			GPIOJ	GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
SCGC2, ty	ype R/W, of	rset 0x118,		บบ0000 (se	e page 286)									11657
	EPHY0	LID	EMAC0				00:0:	00:2::	00/00	00:00	00/07	00/00	00:00	00:00	USB0
		UDMA					GPIOJ	GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
DCGC2, t	ype R/W, of	fset 0x128,		000000 (se	e page 289)									
	EPHY0		EMAC0												USB0
		UDMA					GPIOJ	GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
SRCR0, ty	ype R/W, of	fset 0x040,	reset 0x00	000000 (se	e page 292)									
			WDT1			CAN1	CAN0							ADC1	ADC0
									HIB			WDT0			
00004	ype R/W, of	fset 0x044,	reset 0x00	000000 (se	e page 294)									
SRCR1, ty															
SKCK1, ty	EPI0		1280		COMP2	COMP1	COMP0					TIMER3	TIMER2	TIMER1	TIMER0

31 30 29 28 27 26 25 24 23 22 21 20 19 15 14 13 12 11 10 9 8 7 6 5 4 3 SRCR2, type R/W, offset 0x048, reset 0x000000000 (see page 297) EPHY0 EMACO GPIOJ GPIOH GPIOG GPIOF GPIOE GPIOD Hibernation Module Base 0x400F.C000 HIBRTCC, type RO, offset 0x000, reset 0x0000.0000 (see page 311) RTCC RTCC RTCC HIBRTCM0, type R/W, offset 0x004, reset 0xFFFF.FFFF (see page 312) RTCM0 RTCM0 HIBRTCM1, type R/W, offset 0x008, reset 0xFFFF.FFFF (see page 313) RTCM1 RTCM1	18 2 GPIOC	17 1 GPIOB	16 0 USB0 GPIOA
SRCR2, type R/W, offset 0x048, reset 0x00000000 (see page 297) EPHY0			USB0
EPHY0 EMAC0 GPIOJ GPIOH GPIOG GPIOF GPIOE GPIOD Hibernation Module Base 0x400F.C000 HIBRTCC, type RO, offset 0x000, reset 0x0000.0000 (see page 311) RTCC RTCC RTCC HIBRTCM0, type R/W, offset 0x004, reset 0xFFFF.FFFF (see page 312) RTCM0 RTCM0 RTCM0 RTCM1	GPIOC	GPIOB	
UDMA	GPIOC	GPIOB	
Hibernation Module Base 0x400F.C000 HIBRTCC, type RO, offset 0x000, reset 0x0000.0000 (see page 311) RTCC RTCC RTCC HIBRTCM0, type R/W, offset 0x004, reset 0xFFFF.FFFF (see page 312) RTCM0 RTCM0 HIBRTCM1, type R/W, offset 0x008, reset 0xFFFF.FFFF (see page 313) RTCM1	GPIOC	GHOB	GPIOA
Base 0x400F.C000 HIBRTCC, type RO, offset 0x000, reset 0x0000.0000 (see page 311) RTCC RTCC HIBRTCM0, type R/W, offset 0x004, reset 0xFFFF.FFFF (see page 312) RTCM0 RTCM0 RTCM0 RTCM0 RTCM1			
RTCC RTCC HIBRTCM0, type R/W, offset 0x004, reset 0xFFFF.FFFF (see page 312) RTCM0 RTCM0 RTCM0 RTCM1 HIBRTCM1, type R/W, offset 0x008, reset 0xFFFF.FFFF (see page 313)			
HIBRTCM0, type R/W, offset 0x004, reset 0xFFFF.FFFF (see page 312) RTCM0 RTCM0 RTCM0 RTCM0 RTCM1			
HIBRTCM0, type R/W, offset 0x004, reset 0xFFFF.FFFF (see page 312) RTCM0 RTCM0 HIBRTCM1, type R/W, offset 0x008, reset 0xFFFF.FFFF (see page 313) RTCM1			
RTCM0 RTCM0 HIBRTCM1, type R/W, offset 0x008, reset 0xFFFF.FFFF (see page 313) RTCM1			
RTCM0 HIBRTCM1, type R/W, offset 0x008, reset 0xFFFF.FFFF (see page 313) RTCM1			
HIBRTCM1, type R/W, offset 0x008, reset 0xFFFF.FFFF (see page 313) RTCM1			
RTCM1			
HIBRTCLD, type R/W, offset 0x00C, reset 0xFFFF.FFFF (see page 314) RTCLD			
RTCLD			
HIBCTL, type R/W, offset 0x010, reset 0x8000.0000 (see page 315)			
WRC			
VDD3ON VABORT CLK32EN LOWBATEN PINWEN RTCWEI	N CLKSEL	HIBREQ	RTCEN
HIBIM, type R/W, offset 0x014, reset 0x0000.0000 (see page 318)			
EXTW	LOWBAT	RTCALT1	RTCALT
HIBRIS, type RO, offset 0x018, reset 0x0000.0000 (see page 320)			
EXTW	LOWBAT	RTCALT1	RTCALT
HIBMIS, type RO, offset 0x01C, reset 0x0000.0000 (see page 322)			
EXTW	LOWBAI	RTCALT1	RICALI
HIBIC, type R/W1C, offset 0x020, reset 0x0000.0000 (see page 324)			
EXTW	LOWBAT	RTCALT1	DTCALT
HIBRTCT, type R/W, offset 0x024, reset 0x0000.7FFF (see page 325)	LOWBAT	KICALII	KICALI
TIIDKTO 1, type Kiw, Oliset 0x024, Teset 0x0000.7111 (see page 323)			
TRIM			
HIBDATA, type R/W, offset 0x030-0x12C, reset - (see page 326)			
RTD			
RTD			
Internal Memory			
Flash Memory Registers (Flash Control Offset) Base 0x400F.D000			
FMA, type R/W, offset 0x000, reset 0x0000.0000			
1 mm, typo 1211, 311001 00000, 16001 000000.0000			OFFSE
OFFSET			1
FMD, type R/W, offset 0x004, reset 0x0000.0000			
DATA			
DATA			
FMC, type R/W, offset 0x008, reset 0x0000.0000			
WRKEY			
СОМТ	MERASE	ERASE	WRITE

	20			1 07		0.5		1 00		0.1		1 40	10	47	- 10
31 15	30 14	29 13	28 12	27	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19	18	17	16 0
					10	9	0		0	5	4	J 3		l l	0
FCRIS, ty	pe RO, offs	et uxuuc,	reset uxuut	0.0000				1							
														PRIS	ARIS
ECIM tun	e R/W, offse	st 0×010 r	osat Ov000	0.000										FIXIS	AINIO
rCilvi, typ	Je R/VV, Olise	et uxu iu, i	eset uxuuu	1											
														PMASK	AMASK
ECMISC :	type R/W1C	offeet Ov	014 reset (n									FWASK	AWASK
rcivilac,	type R/WTC	, onset ux	1014, 16561	JX0000.000	10										
														PMISC	AMISC
EMC2 tu	pe R/W, offs	ot 0×020	rocat Ov000	0.000										1 WIOO	Aiviioo
1 WOZ, ty	pe iditi, ons	et 0x020,	16361 02000	0.000			\\/F	RKEY							
							VVI	NKL I							WRBUF
FWRVAL	, type R/W, o	offeet Ov03	RO reset Ov	0000 0000											TTTEOT
I WOVAL,	, type R/vv, C	JIISEL UAUS	JU, TESEL UX	0000.0000			EV	VP[n]							
								VB[n] VB[n]							
FCTI to	oe R/W, offse	ot OvOEo	reset Ovoon	0.000			1-1	, D[i i]							
. ∪ ₁ ∟, typ	JO IN VV, UIIS	UL UNUFO, I	2361 UXUUU												
														USDACK	USDREC
FWRn to	pe R/W, offs	of Ov100	0v17C ros	ent Ovonon	0000									JODACK	JODINE
. won, ty	PE IV VV, OITS	- UX IUU	JA 170, FBS	SEL UXUUUU.				ATA							
								ATA							
-	l Memory							AIA							
Base 0x4	y Registe 400F.E000 type R/W1C,				,										
															BA
FMPRE0,	type R/W, o	ffset 0x13	0 and 0x20	0, reset 0x	FFFF.FFFF										
							READ	ENABLE							
							READ_	ENABLE							
FMPPE0,	type R/W, o	ffset 0x13	4 and 0x40	0, reset 0x	FFFF.FFFF										
							PROG	_ENABLE							
							PROG	ENABLE							
воотсг	G, type R/W	, offset 0x	1D0, reset (0xFFFF.FFI	FE										
NW															
	PORT			PIN		POL	EN							DBG1	DBG0
USER_RE	EG0, type R/	W, offset	0x1E0, rese	t 0xFFFF.F	FFF										
NW								DATA							
							D	ATA							
USER_RE	EG1, type R/	W, offset	0x1E4, rese	t 0xFFFF.F	FFF										
NW								DATA							
							D	ATA							
USER_RE	EG2, type R/	W, offset	0x1E8, rese	t 0xFFFF.F	FFF										
NW								DATA							
							D	ATA							
USER_RE	EG3, type R/	W, offset	0x1EC, res	et 0xFFFF.F	FFF										
NW								DATA							
	1						D	ATA							
FMPRE1,	type R/W, o	ffset 0x20	4, reset 0xl	FFFF.FFFF											
	· ,·						READ	ENABLE							
								ENABLE							
							ייבאט_	1/ 10 L L							

31 30 29 28												
	27	26	25	24	23	22	21	20	19	18	17	16
15 14 13 12	11	10	9	8	7	6	5	4	3	2	1	0
FMPRE2, type R/W, offset 0x208, reset	0000.0000											
					ENABLE							
				READ_I	ENABLE							
FMPRE3, type R/W, offset 0x20C, reset)x0000.0000											
					ENABLE							
				READ_I	ENABLE							
FMPPE1, type R/W, offset 0x404, reset	xFFFF.FFFF											
					ENABLE							
EMPDES true DAN effect 0,400 years				PRUG_	ENABLE							
FMPPE2, type R/W, offset 0x408, reset	XUUUU.UUUU			PPOC	ENABLE							
					ENABLE							
FMPPE3, type R/W, offset 0x40C, reset	0×0000 0000			11100_	LIVADEL							
Time 1 Lo, type 1074, onset 0x400, reset	7,0000.0000			PROG	ENABLE							
					ENABLE							
Micro Direct Memory Access	(uDMA)				_							
µDMA Channel Control Struct		ot from C	hannel	Control	Table Be	co)						
Base n/a	ure (Onse	et iroiii C	Jiiaiiiiei	Control	Table Da	se)						
DMASRCENDP, type R/W, offset 0x000,	reset -											
, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,,				ΑD	DR							
					DR							
DMADSTENDP, type R/W, offset 0x004,	reset -											
, , , , , ,				AD	DR							
				AD	DR							
DMACHCTL, type R/W, offset 0x008, res	et -											
DSTINC DSTSIZE	SRO	CINC	SRC	SIZE							ARE	SIZE
ARBSIZE			XFE	RSIZE					NXTUSEBURST		XFERMOD	E
Micro Direct Memory Access	(µDMA)											
μDMA Registers (Offset from Base 0x400F.F000		se Addr	ess)									
DMASTAT, type RO, offset 0x000, reset	0x001F.0000											
										DMACHAN:	S	
						ST	ATE					MASTEN
DMACFG, type WO, offset 0x004, reset	-				l .							
												MASTEN
		.0000										
DMACTLBASE, type R/W, offset 0x008,	reset ux0000											
DMACTLBASE, type R/W, offset 0x008,	reset ux0000			AD	DR							
DMACTLBASE, type R/W, offset 0x008, ADDR	reset ux0000			AD	DR							
				AD	DR							
ADDR					DR							
ADDR				AD								
ADDR	reset 0x0000.	0200		AD	DR							
ADDR DMAALTBASE, type RO, offset 0x00C,	reset 0x0000.	0200		AD AD	DR DR							
ADDR DMAALTBASE, type RO, offset 0x00C,	reset 0x0000.	0200		AD AD	DR DR							
ADDR DMAALTBASE, type RO, offset 0x00C,	reset 0x0000. reset 0xFFFF.	0200		AD AD	DR DR							
ADDR DMAALTBASE, type RO, offset 0x00C, offset 0x00C, offset 0x010, off	reset 0x0000. reset 0xFFFF.	0200		AD AD WAITE	DR DR REQ[n] REQ[n]							
ADDR DMAALTBASE, type RO, offset 0x00C, offset 0x00C, offset 0x010, off	reset 0x0000. reset 0xFFFF.	0200		AD AD WAITE	DR DR REQ[n]							
ADDR DMAALTBASE, type RO, offset 0x00C, offset 0x00C, offset 0x010, off	reset 0x0000. reset 0xFFFF. set -			AD AD WAITH WAITH SWR	DR DR REQ[n] REQ[n] EQ[n]							
ADDR DMAALTBASE, type RO, offset 0x00C, DMAWAITSTAT, type RO, offset 0x010, DMASWREQ, type WO, offset 0x014, re	reset 0x0000. reset 0xFFFF. set -			AD AD WAITH WAITH SWR SWR	DR DR REQ[n] REQ[n]							

												1			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DMAUSE	BURSTCLR	type WO,	offset 0x0	1C, reset -											
							CLI								
							CLI	≺[n]							
DMAREQI	MASKSET,	type R/W,	offset 0x02	0, reset 0x0	0000.0000										
							SE.								
							SE	[[n]							
DMAREQ	MASKCLR,	type WO,	offset 0x02	4, reset -											
							CLI								
							CLI	₹[n]							
DMAENAS	SET, type R	/W, offset	0x028, rese	et 0x0000.00	000										
							SE.								
							SE	[[n]							
DMAENA	CLR, type V	VO, offset	0x02C, rese	et -											
							CLI								
							CLI	≺[n]							
DMAALTS	ET, type R	/W, offset 0)x030, rese	t 0x0000.00	00										
							SE.								
B							SE.	ı[n]							
DMAALTC	LR, type V	VO, offset (0x034, rese	τ -											
							CLI								
			• • • • •				CLI	K[N]							
DMAPRIO	SEI, type i	R/W, offset	0x038, res	et uxuuuu.u	000			1							
							SE.								
	0.5						SE.	ı [n]							
DMAPRIO	CLR, type	WO, offset	0x03C, res	et -			01.1	25-1							
							CLI								
DMAEDD	CIP type F	P/M offect	0x04C, res	ot 0×0000 0	1000		CLI	X[II]							
DIVIAERRO	JLK, type r	(/vv, onset	0x040, 165		1000										
															ERRCLR
DMACHA	CN tune I	DAM offeet	0x500, res	ot 0×0000 0	1000										LIXIXOLIX
DIVIACITA	JGN, type i	WW, Oliset	0.000, 165	et uxuuuu.u	.000		CHAS	GN[n]							
							CHAS								
DMΔPerin	hID0 type	RO offset	0xFE0, res	et OxOOOO (1030		0.1.7.0	0.4[]							
Dillina Crip	in Do, type	110, 011001	- OXI E0, 100												
											P	ID0			
DMAPerin	hID1. type	RO. offset	0xFE4, res	et 0x0000.0	00B2										
0.16	, ., po	_, , ,													
											P	I ID1			
DMAPerin	hID2. type	RO, offset	0xFE8, res	et 0x0000 (000B			<u> </u>			· ·				
0.16	, ., po	_, , ,													
											P	I ID2			
DMAPerin	hID3, type	RO, offset	0xFEC, res	set 0x0000.	0000			l							
516	-, -, -,	.,													
											P	I ID3			
DMAPerin	hID4, type	RO, offset	0xFD0, res	et 0x0000.0	0004			l							
0.16	, ., po	_, , ,													
											Р	I ID4			
DMAPCell	IID0, type F	RO, offset 0)xFF0, rese	t 0x0000.00	10D			l							
	., ., .	,	.,												
											С	ID0			
												-			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DMAPCell	ID1, type R	O, offset 0	0xFF4, reset	t 0x0000.00	F0										
DMADO-II	UD0 4 5	0 -#	N-FF0								CI	D1			
DIMAPCEII	ID2, type R	O, onset u	0xFF8, reset	t 0x0000.00	05										
											CI	D2			
DMAPCell	ID3, type R	O, offset 0	0xFFC, rese	t 0x0000.00)B1										
											CI	D3			
GPIO Poi GPIO Poi	rt B (APB) rt B (AHB) rt C (AHB) rt C (AHB) rt D (APB) rt E (APB) rt E (AHB) rt F (AHB) rt F (AHB) rt G (AHB) rt G (AHB) rt H (AHB) rt H (AHB)	base: 0x base: 0x	(4005.8000 (4000.5000 (4000.5000 (4000.6000 (4005.A000 (4005.B000 (4005.C000 (4005.C000 (4005.D000 (4005.E000 (4005.E000 (4005.E000 (4005.F000	0 0 0 0 0 0 0 0 0 0 0											
GPIO Poi	rt J (AHB)	base: 0x	4003.D000 4006.0000 000, reset 0)) (see page	e 435)		1			I			I	
											DA	ATA			
GPIODIR,	type R/W, o	offset 0x40	00, reset 0x0	0000.0000 (see page 4	36)									
											D	IR			
SPIOIS, ty	pe R/W, of	fset 0x404	, reset 0x00	000.0000 (se	ee page 43	7)									
												 S			
SPIOIRE	tyne R/W (offset Ox40)8, reset 0x0	0000 0000 (see nage 4	38)		<u> </u>			<u>'</u>				
JFIOIDE,	type R/vv, C	JIISEL UA40	o, reset ox		see page 4	30)									
											IE	I BE			
SPIOIEV, t	type R/W, o	offset 0x40	C, reset 0x0	0000.0000 (see page 4	39)									
											IE	V			
GPIOIM, ty	ype R/W, of	fset 0x410	, reset 0x00	000.0000 (se	ee page 44	0)									
											II.	ΛΕ			
SPIORIS, 1	type RO, o	ffset 0x414	4, reset 0x0	000.0000 (s	ee page 44	11)									
												10			
PDIOMIC	tura BO a	ffe et Ov 444	0	000 0000 (1	12)					R	IS			
PIUMIS,	type KU, 0	iiset UX41	8, reset 0x0	000.0000 (S	ee page 44	+4)									
											N.A	l IIS			
SPIOICE	type W1C	offset fly4	1C, reset 0x	(0000 0000	(see nage	444)					IV				
Ji-IUIUK,	type witc,	Oliset UX4	10, 16561 07		(see page)									
												[C			
SPIOAESE	FI type P/	W offert o	x420, reset	- (see page	445)			L			'				
IOAI 3E	, type it/	, onset u	A-120, 10301	(Sce page	. 175)										
											۸Ε	 SEL			
											AF	VLL			

				_											
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIODRZI	K, type K/V	v, onset ux	500, reset	0x0000.00F	r (see pag	e 447)									
											DE	RV2			
CDIODDAI	P type P/M	/ offeet fly	E04 reset	0x0000.000	0 (see pag	0.448)						\\\Z			
GF IODK4I	K, type K/V	, onset ux	.504, 16561		(see pag	e 440)									
											DE	 RV4			
CDIODESI	P type P/M	/ offeet fly	E08 reset	0x0000.000	0 (see pag	0.440)									
OI IODIKOI	it, type it	, onset ox	1000, 16361		(see pag	(443)									
											DE	l RV8			
GPIOODR	tyne R/W	offset 0x5	inc reset ()×0000.0000	(see nage	450)									
OI IOODIK	t, type id ti,	Oliset uxu	, reserv		(see page	, 430)									
											O	l DE			
CDIODITE	type P/W	offeet Ov5	10 reset -	(see page 4	51)							<u> </u>			
OI IOI OIL	, type tare,	Oliset Oxo	10, 16361 -	(see page 4	51)										
											PI	l UE			
GPIOPDP	type R/W	offset Ovs	14 reset 0	x0000.0000	(see nage	453)		1							
J. 131 DK	, ., po 1014,	51150t 0X5	. +, 133610		,see page	.50,									
											PI	l DE			
GPIOSI P	type R/W	offset Ox5	18. reset n	x0000.0000	(see nage	455)		1			• • • • • • • • • • • • • • • • • • • •				
OI IOOLIK,	, type law,	Oliset uxs	10, 10301 0		(see page	+55)									
											S	l RL			
GPIODEN	tyne R/W	offset Ox5	1C reset -	(see page 4	56)										
OI IODEIN	, type tav,	Oliset Oxo	10, 16361	(See page 4	30)										
											DI	I EN			
GPIOLOC	K type P/V	V offeet fly	/520 reset	0x0000.000	1 (see nad	ne 458)									
01 10200	it, type it	*, O11361 0X	1020, 16361	0.0000.000	1 (SCC pag	(-430)	1.0	OCK							
								OCK							
GPIOCR. 1	type -, offs	et 0x524. re	eset - (see	nage 459)											
0. 10 0.1,	, , , , , , ,	.,	(000												
											C	I R			
GPIOAMS	EL. type R	/W. offset (0x528. rese	et 0x0000.00	100 (see pa	age 461)		1							
0. 1070		,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		(000 pc	.90 .0./									
											GPIO	I AMSEL			
GPIOPCTI	L type R/M	/ offset 0x	52C. reset	- (see page	463)			1							
		1C7	,	(MC6			PM	1C5			PN	1C4	
		IC3				MC2			PM					1C0	
GPIOPerin	phID4. type	RO. offset	t 0xFD0. re	set 0x0000.											
	7.71	.,													
											PI	I D4			
GPIOPerin	phID5, type	RO. offset	t 0xFD4. re	set 0x0000.	0000 (see	page 466)									
		.,	,												
											PI	D5			
GPIOPerir	phID6. type	RO, offset	t 0xFD8. re	set 0x0000.	0000 (see	page 467)		1				-			
2. 0.1	, ., po	,				5 /									
											PI	D6			
GPIOPerin	phID7. type	RO, offset	t 0xFDC. re	eset 0x0000	.0000 (see	page 468)		1							
2. 0.1	,.,,,,,	,				, , , , , , , , , , , , , , , , , , , ,									
											PI	D7			
GPIOPerir	phID0. type	RO. offset	t 0xFF0. re	set 0x0000.	0061 (see	page 469)		1							
C. 101 611	p.mbo, type	, 01136	. 37. 20, 16		-301 (306	page 400)									
											DI	D0			
											FI	50			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIOPer	iphID1, type	RO, offset	t 0xFE4, re	set 0x0000.	0000 (see p	page 470)									
											PI	ID1			
GPIOPer	iphID2, type	RO, offset	t 0xFE8, re	set 0x0000.	0018 (see բ	page 471)						1			
											Di	D2			
GPIOPer	iphID3, type	PO offeet	t OvEEC re	set Ov0000	0001 (see	nage 472)									
01 101 61	іршьо, туре	ito, onse	COXI EO, IE		.0001 (300	page 472)									
											PI	I ID3			
GPIOPC	ellID0, type F	RO, offset	0xFF0, res	et 0x0000.0	00D (see pa	age 473)									
											С	ID0			
GPIOPC	ellID1, type F	RO, offset	0xFF4, res	et 0x0000.0	0F0 (see pa	age 474)									
											С	ID1			
GPIOPC	ellID2, type F	RO, offset	0xFF8, rese	et 0x0000.0	005 (see pa	age 475)									
											С	ID2			
GPIOPC	ellID3, type F	RO, offset	0xFFC, res	et 0x0000.0	0B1 (see p	age 476)						1			
												ID2			
											C	ID3			
	al Periph 400D.0000		erface (E	:PI)											
EPICFG,	type R/W, o	ffset 0x000), reset 0x0	000.0000 (s	see page 50	09)									
											BLKEN		МО	DE	
EPIBAUI	o, type R/W,	offset 0x0	04, reset 0	k0000.0000	(see page	510)									
								UNT1							
EDIODD.	M050 t	D/M -#-	-4.0040		T 0000 /			UNT0							
	AMCFG, type	R/W, OTTS	et uxu1u, re	eset ux42Et	=.0000 (see	e page 512)				RFSH					
	KEQ					SLEEP				KFOH				SI	ZE
FPIHB80	FG, type R/	W. offset 0	x010, reset	 	00 (see pag										
	, ,,,,		,		(p	,,,,		XFFEN	XFEEN	WRHIGH	RDHIGH				
			MAX	WAIT					:WS	RD	WS			MC	DDE
EPIHB16	CFG, type R	Z/W, offset	0x010, res	et 0x0000.0	000 (see pa	age 518)									
								XFFEN	XFEEN	WRHIGH	RDHIGH				
			MAX	WAIT				WR	ws	RD	WS		BSEL	MC	DDE
EPIGPCF	G, type R/W	, offset 0x	010, reset	0x0000.000	0 (see page	e 522)									
CLKPIN	CLKGATE		RDYEN	FRMPIN	FRM50		FRI	MCNT		RW		WR2CYC	RD2CYC		
				WAIT						AS	IZE			DS	IZE
	FG2, type R	k/W, offset	0x014, rese	et 0x0000.0		-									
WORD					CSBAUD	CSC	CFG								
EDILID46	CEC2 time	DAM office	4.0×04.4 ===		0000 (000 #	F20)									
WORD	CFG2, type	R/VV, OTISE	t uxu14, res	set uxuuuu.	CSBAUD		CFG								
WORD					COBAGD	000	51 0								
EPIGPOR	G2, type R/	W. offset N	x014. reset	t 0x0000 no	00 (see nac	ae 530)									
WORD	,_, .,po 10	.,	,		. 1 (300 pag	, , , , , , ,									
EPIADDE	RMAP, type I	R/W, offset	0x01C, res	set 0x0000.	0000 (see p	page 531)									
								EP	SZ	EP	ADR	EF	RSZ	ERA	ADR

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EPIRSIZE	0, type R/W	, offset 0x	020, reset (x0000.0003	s (see page	533)									
														CI.	70
EDIDEIZE	1 tune D/M	offeet Ov	020 ====4 (×0000 000	1 (222 222	F22)								SIZ	<u> </u>
EPIRSIZE	1, type R/W	, onset ux	030, reset ((see page	533)									
														SIZ	7F
FPIRADD	P0 type P/	W offeet 0	x024, reset	0×0000 000	nn (see nad	p 534)								012	
LITIKADD	ito, type ito	v, onset o	7, 16361	0.0000.00	oo (see pag	JC 334)			ADDR						
							AD	DR	, ABBIT						
EPIRADD	R1, type R/	W, offset 0	x034, reset	0x0000.00	00 (see pag	e 534)									
	, ,,	,	,			· · · · ·			ADDR						
							AD	DR							
EPIRPST	00, type R/V	V, offset 0:	x028, reset	0x0000.000	0 (see page	e 535)									
									POSTCNT						
EPIRPST	01, type R/V	V, offset 0:	x038, reset	0x0000.000	0 (see page	e 535)									
									POSTCNT						
EPISTAT,	type RO, of	fset 0x060	, reset 0x00	000.0000 (se	ee page 53	7)									
						CELOW	XFFULL	XFEMPTY	INITSEQ	WBUSY	NBRBUSY				ACTIVE
EPIRFIFO	CNT, type F	RO, offset	0x06C, rese	et - (see pag	je 539)										
														COUNT	
EPIREADI	FIFO, type I	RO, offset	0x070, rese	et - (see pag	je 540)										
								ATA							
							DA	ATA							
EPIREADI	FIFO1, type	RO, offse	t 0x074, res	set - (see pa	ige 540)										
								TA.							
EDIDE AD	FIFO0 4	DO -#	4.0070		540)		DF	ATA							
EPIREADI	FIFO2, type	RO, ottse	t 0x078, res	set - (see pa	ige 540)		D/	т.							
								TA TA							
EDIDEVD	FIFO3 tupo	RO offer	t 0x07C, re	eat - (see s	age 540)		DF.								
LI INLADI	оо, туре	, unse	. 3,070, 16	Joe - (See pe	49C 0+U)		D/	λΤΑ							
								TA							
EPIREADI	FIFO4, type	RO, offse	t 0x080, res	set - (see na	ige 540)										
	, ,,,,,		,	, p-	/		DA	ATA .							
								ATA .							
EPIREADI	FIFO5, type	RO, offse	t 0x084, res	set - (see pa	ige 540)										
				<u> </u>			DA	ATA							
							DA	ATA .							
EPIREADI	FIFO6, type	RO, offse	t 0x088, res	set - (see pa	ige 540)										
							DA	ATA .							
							DA	ATA							
EPIREADI	FIFO7, type	RO, offse	t 0x08C, re	set - (see pa	age 540)										
							DA	ATA							
							DA	ATA .							
EPIFIFOL	VL, type R/\	N, offset 0	x200, reset	0x0000.003	33 (see pag	e 541)									
														WFERR	RSERR
										WRFIFO				RDFIFO	

04	20	00	00	1 07	00	05	0.4	1 00	00	04	00	10	40	47	40
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20	19	18	17	16 0
	CNT, type F						0		0	3	4	3	2	'	U
FIVVEIFO	CN I, type r	to, onset	UXZU4, 165		004 (see pa	age 543)									
														WTAV	
FPIIM. tvn	e R/W, offse	et 0x210. r	eset 0x000	 0.0000 (see	nage 544)									
, .,,		,			page 11.	<u>'</u>									
													WRIM	RDIM	ERRIN
EPIRIS, ty	pe RO, offs	et 0x214, r	eset 0x000	00.0004 (se	e page 545)									
													WRRIS	RDRIS	ERRRI
EPIMIS, ty	pe RO, offs	et 0x218, ı	reset 0x00	00.0000 (se	e page 547	')									
													WRMIS	RDMIS	ERRM
EPIEISC, t	ype R/W1C	, offset 0x	21C, reset	0x0000.000	00 (see pag	e 548)									
													WTFULL	RSTALL	TOUT
	I-Purpos		s												
	ase: 0x40														
Timer 2 b	ase: 0x40	03.2000													
	ase: 0x40				. /	. 500)									
3F I WICE	i, type R/W,	Oliset uxu	oo, reset c		(see page	: 500)									
														GPTMCFG	
GPTMTAN	IR, type R/V	V. offset Ox	c004. reset	0×0000.00	00 (see nad	ne 567)								01 111101 0	
	, ., po	., 0001 07	.,		(000 pa	,,									
								TASNAPS	TAWOT	TAMIE	TACDIR	TAAMS	TACMR	TA	MR
GPTMTBN	IR, type R/V	V, offset 0:	x008, reset	0x0000.00	00 (see pag	ge 569)									
								TBSNAPS	TBWOT	TBMIE	TBCDIR	TBAMS	TBCMR	ТВ	MR
GPTMCTL	, type R/W,	offset 0x0	OC, reset 0	x0000.0000	(see page	571)									
	TBPWML	TBOTE		TBE	√ENT	TBSTALL	TBEN		TAPWML	TAOTE	RTCEN	TAE	VENT	TASTALL	TAEN
GPTMIMR	, type R/W,	offset 0x0	18, reset 0:	x0000.0000	(see page	574)									
				TBMIM	CBEIM	СВМІМ	TBTOIM				TAMIM	RTCIM	CAEIM	CAMIM	TATOII
GPTMRIS,	type RO, o	ffset 0x01	C, reset 0x	0000.0000	(see page { ⊤	576)									
				TDMDIC	CPEDIO	CDMDIC	TRTODIC				TAMBIC	DTCDIC	CAEDIO	CAMPIC	TATOR
GPTMMIC	, type RO, o	iffset Nyna	n reset no		CBERIS		TBTORIS				TAMRIS	RTCRIS	CAERIO	CAMRIS	IATUR
C1 11411VIIO	, type NO, 0		5, 1636t UX		(occ page t										
				TBMMIS	CBEMIS	CBMMIS	TBTOMIS				TAMMIS	RTCMIS	CAEMIS	CAMMIS	TATOM
GPTMICR.	type W1C,	offset 0x0	24, reset 0								3	1			
	-,		,,		. , 3-	,									
				TBMCINT	CBECINT	CBMCINT	TBTOCINT				TAMCINT	RTCCINT	CAECINT	CAMCINT	TATOCIN
GPTMTAIL	R, type R/V	V, offset 0	x028, reset					1							
					-	-	TA	ILR							
							TA	ILR							
GPTMTBIL	_R, type R/\	V, offset 0	x02C, rese	t 0x0000.FF	FFF (see pa	age 585)									
							ТВ	ILR							
							ТВ	ILR							
GPTMTAN	IATCHR, tyl	oe R/W, off	fset 0x030,	reset 0xFF	FF.FFFF (see page 58	6)								
							TA	MR							
							TA	MR							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14 4ATCHD 6	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPINIIBN	IAI CHK, IS	/pe k/vv, oi	iiset uxus4,	, reset uxuu	OU.FFFF (S	see page 58		BMR							
								BMR							
GPTMTAP	R tyne R/\	N offset O	x038, reset	0×0000 000	n (see nac	e 588)		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,							
OI IIIIIA	rt, type re	11, 011301 02	1000, 10001		(occ pag	000)									
											TAF	I PSR			
GPTMTBP	R, type R/	W, offset 0:	x03C, reset	0x0000.00	00 (see pa	ge 589)									
		,	,			,									
											TBF	PSR			
GPTMTAP	MR, type F	R/W, offset	0x040, rese	et 0x0000.0	000 (see pa	age 590)		1							
									1		TAP	SMR			
GPTMTBP	MR, type F	R/W, offset	0x044, rese	et 0x0000.0	000 (see p	age 591)									
									'		TBP	SMR			
GPTMTAR	type RO,	offset 0x0	48, reset 0x	FFFF.FFF	(see page	592)									
							T.	AR							
							T.	AR							
GPTMTBR	R, type RO,	offset 0x0	4C, reset 0	x0000.FFFF	(see page	593)									
							Т	BR							
							Т	BR							
GPTMTAV,	, type RW,	offset 0x05	50, reset 0x	FFFF.FFFF	(see page	594)									
							Т	AV							
							Т	AV							
GPTMTBV	, type RW,	offset 0x0	54, reset 0x	0000.FFFF	(see page	595)									
								BV							
							Т	BV							
	og Time ase: 0x400 ase: 0x400	00.000													
			000 rooot 0	VEEEE EEE	E (200 pag	o 600)									
WDILOAL	o, type R/W	, onset ux	000, reset 0	XFFFF.FFF	r (see pag	e 000)	WDT	LOAD							
								LOAD							
WDTVALU	IF. type RC), offset Ox	004, reset ()xFFFF.FFF	F (see pag	ie 601)	****	LOND							
	_, ., po	, 0.1001 02		·	. (000 pag	,	WDT	VALUE							
								VALUE							
WDTCTL,	type R/W,	offset 0x00	08, reset 0x	0000.0000	WDT0) and	d 0x8000.00			602)						
WRC					,										
														RESEN	INTEN
WDTICR, t	type WO, o	ffset 0x000	C, reset - (s	ee page 60	4)										
							WDTI	NTCLR							
							WDTI	NTCLR							
WDTRIS, t	type RO, of	fset 0x010	, reset 0x00	000.0000 (s	ee page 60	5)									
															WDTRIS
WDTMIS, 1	type RO, o	ffset 0x014	l, reset 0x0	000.0000 (s	ee page 60	06)									
															WDTMIS
WDTTEST	type R/W,	offset 0x4	118, reset 0	×0000.0000	(see page	607)									
							STALL								

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NDTLOCK	K, type R/W	, offset 0x	C00, reset (0x0000.000	0 (see page	608)									
								LOCK							
							WDT	LOCK							
NDTPerip	hID4, type	RO, offset	0xFD0, res	et 0x0000.	0000 (see p	age 609)									
											P	ID4			
WDTPerip	hID5, type	RO, offset	0xFD4, res	et 0x0000.	0000 (see p	age 610)									
											Р	ID5			
NDTPerip	hID6, type	RO, offset	0xFD8, res	et 0x0000.0	0000 (see p	age 611)						1			
											P	ID6			
WDTPerip	hID7, type	RO, offset	0xFDC, res	set 0x0000.	0000 (see p	age 612)		1		I					
												ID7			
WDTD :	HDC f	DO -6"	0.4550	-4.0::0000	200F /-	040					P	ID7			
wulPerip	hID0, type	KU, offset	uxr⊑0, res	et uxuuu0.(see page duut	age 613)									
											n	ID0			
NDTPorts	hID1, type	RO offect	OvEE4 roo	et Ovenne	1018 (see s	200 614)		L				100			
···Direilp	ливт, туре	ico, onset	UAI L4, 165		oro (see p	age 014)									
											P	l ID1			
WDTPerin	hID2, type	RO offset	OYFF8 res	et 0x0000 (1018 (see n	age 615)					· ·				
	inde, type	110, 011001	- OX1 E0, 100		30 10 (000 p	uge o io;									
											P	I ID2			
WDTPerip	hID3, type	RO. offset	0xFEC. res	et 0x0000.	0001 (see p	age 616)		1							
	20, 1, po	, 000			(000 p	ago o ro,									
											Р	ID3			
WDTPCell	IID0, type R	O, offset 0	xFF0, rese	t 0x0000.00	00D (see pa	ge 617)		1							
		-				,									
											C	ID0			
WDTPCell	IID1, type R	O, offset 0	xFF4, rese	t 0x0000.00	F0 (see pag	ge 618)									
											С	ID1			
WDTPCell	IID2, type R	O, offset 0	xFF8, rese	t 0x0000.00	006 (see pag	ge 619)		•							
											C	ID2			
WDTPCell	IID3, type R	O, offset 0	xFFC, rese	et 0x0000.00	OB1 (see pa	ige 620)									
											С	ID3			
ADC0 ba	-to-Digita ise: 0x400 ise: 0x400	3.8000	erter (AD	OC)											
	SS, type R/V		x000, reset	0x0000.000	00 (see page	e 642)									
-					. 1-3	,									
												ASEN3	ASEN2	ASEN1	ASEN0
ADCRIS, t	type RO, of	fset 0x004	, reset 0x00	000.0000 (se	ee page 643	3)						1			
,				(-	. 3										INRDC
												INR3	INR2	INR1	INR0
ADCIM, ty	pe R/W, off	set 0x008,	reset 0x00	00.0000 (se	ee page 645	5)						1			
		,										DCONSS3	DCONSS2	DCONSS1	DCONSS
												MASK3	MASK2	MASK1	MASK0

04	00	00	00	07	00	0.5	04	1 00	00	04	00	10	40	47	40
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	6	21 5	20 4	19	18	17	16 0
	type R/W1C						0		0	3	7			'	0
ADOIGO,	type favoro	, onset ox	July 16361		(see pag	047)						DCINSS3	DCINSS2	DCINSS1	DCINSSO
												IN3	IN2	IN1	IN0
ADCOST	AT, type R/W	V1C, offset	0x010, res	et 0x0000.	0000 (see p	age 650)		Į							
		,	,			,									
												OV3	OV2	OV1	OV0
ADCEMU	X, type R/W	, offset 0x0	014, reset 0	x0000.000	0 (see page	652)									
	EN	//3			Е	M2			E	W1			EI	MO	
ADCUST	AT, type R/W	/1C, offset	0x018, res	et 0x0000.	0000 (see p	age 657)									
												UV3	UV2	UV1	UV0
ADCSSP	RI, type R/W	, offset 0x	020, reset (0x0000.321	0 (see page	e 658)									
		S	S3			5	SS2			S	S1			S	S0
ADCSPC	, type R/W, o	offset 0x02	4, reset 0x	0000.0000	(see page 6	660)									
													PH	ASE	
	I, type R/W,	offset 0x02	28, reset - (
GSYNC				SYNCWAIT											
												SS3	SS2	SS1	SS0
ADCSAC	, type R/W,	offset 0x03	0, reset 0x	0000.0000	(see page 6	664)		ı				1			
450501						205)								AVG	
ADCDCIS	SC, type R/W	V1C, offset	0x034, res	et uxuuuu.	uuuu (see p	age 665)		1				1			
								DCINT7	DCINT6	DCINT5	DCINT4	DCINT3	DCINT2	DCINT1	DCINT0
ADCCTI	type R/W, c	offeet 0v03	8 reset Ovi	0000 0000	(see nage 6	(67)		DOINT	DOINTO	DOINTS	DOINTA	DOINTS	DOINTZ	DOINTT	DOINTO
ADOUTE	type rave, c	JIISEL UXUS	U, 16361 UX		(see page o	J									
															VREF
ADCSSM	UX0, type R	/W. offset	0x040. rese	et 0x0000.0	000 (see pa	age 668)									
7.2000	MU		JAC 10, 1000			JX6			ML	JX5			ML	JX4	
	MU					JX2				JX1				JX0	
ADCSSC	TL0, type R/)x044, rese	t 0x0000.0								1			
TS7	IE7	END7	D7	TS6	IE6	END6	D6	TS5	IE5	END5	D5	TS4	IE4	END4	D4
TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
ADCSSF	IFO0, type R	O, offset 0	x048, rese	t - (see pag	je 673)	1	1		1	1	1			1	-
										DA	TA				
ADCSSF	IFO1, type R	O, offset 0	x068, rese	t - (see pag	je 673)										
										DA	TA				
ADCSSF	IFO2, type R	O, offset 0	x088, rese	t - (see pag	je 673)										
										DA	TA				
ADCSSF	IFO3, type R	O, offset 0	x0A8, rese	t - (see pag	ge 673)										
										DA	ATA				
ADCSSF	STAT0, type	RO, offset	0x04C, res	set 0x0000	.0100 (see	page 674)									
			FULL				EMPTY		HF	TR			TP	TR	

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCSSFS	TAT1, type	RO, offset	0x06C, res	et 0x0000.	0100 (see p	page 674)									
			FULL				EMPTY		HF	PTR			TF	TR	
ADCSSFS	TAT2, type	RO, offset	0x08C, res	et 0x0000.	0100 (see p	page 674)									
			FULL				EMPTY		HF	PTR			TF	TR	
ADCSSFS	TAT3, type	RO, offset	0x0AC, res	set 0x0000.	0100 (see	page 674)									
			FULL				EMPTY		HF	PTR			TF	TR	
ADCSSOP	0, type R/V	V, offset 0x	(050, reset	0x0000.000	0 (see pag	e 676)									
			S7DCOP				S6DCOP				S5DCOP				S4DCOP
			S3DCOP				S2DCOP				S1DCOP				S0DCOP
ADCSSDC	0, type R/V	V, offset 0x	(054, reset	0x0000.000	0 (see pag	e 678)									
	S7D0	CSEL			S6D	CSEL			S5D	CSEL			S4D	CSEL	
	S3D0	CSEL			S2D	CSEL			S1D	CSEL			SOD	CSEL	
ADCSSMU	JX1, type R	/W, offset	0x060, rese	t 0x0000.00	000 (see pa	age 680)									
	MU	Х3			MU	JX2			MU	JX1			MU	JX0	
ADCSSMU	JX2, type R	/W, offset	0x080, rese	t 0x0000.00	000 (see pa	age 680)									
	MU	X3			MU	JX2			MU	JX1			MU	JX0	
ADCSSCT	L1, type R/	W, offset 0	x064, reset	0x0000.00	00 (see pa	ge 681)									
		•	,			,									
TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
ADCSSCT	L2. type R/	W. offset 0	x084, reset	0x0000.00	00 (see pa	ae 681)									
	, ,,,,	,	,		(р	g,									
TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
			(070, reset												
	., ., po	.,			• (occ pag										
			S3DCOP				S2DCOP				S1DCOP				SODCOP
ADCSSOR	2 type P/V	V offeet 0x	090, reset	0~0000 000	0 (see pag	0 683)	020001				010001				000001
ADC330F	z, type K/V	v, onset oz	loso, reset	0.0000.000	(see pay	e 003)									
			S3DCOP				S2DCOP				S1DCOP				SODCOP
ADCCCDC	4 4 ma D/4	V -ff4 0:		0~0000 000	0 /222 222	c 604)	SZDCOF				SIDCOF				SUDCOF
ADCSSDC	1, type K/V	v, onset o	(074, reset	UXUUUU.UUU	u (see pag	e 664)									
	S3DC	POE!			630	CSEL			C1D	CSEL			200	CSEL	
4 D O O O D O			-004	00000 000					310	USEL			300	COEL	
ADC55DC.	2, type R/V	v, onset ux	094, reset	UXUUUU.UUU	u (see pag	e 684)									
										0051			000	0051	
	0000	2051			000	0051							500	CSEL	
	S3DC					CSEL			S1D	CSEL					
ADCSSMU			0x0A0, rese	et 0x0000.0					S1D	COEL					
ADCSSMU			0x0A0, rese	et 0x0000.0					S1D	COEL					
	JX3, type R	/W, offset			000 (see pa	age 686)			S1D	OSEL				JX0	
	JX3, type R	/W, offset	0x0A0, rese		000 (see pa	age 686)			S1D	USEL					
	JX3, type R	/W, offset			000 (see pa	age 686)			SID	CSEL			MU	JX0	
ADCSSCTI	IX3, type R	/W, offset ()x0A4, rese	t 0×0000.00	000 (see pa	age 686)			S1D	CSEL		TS0			D0
ADCSSCTI	IX3, type R	/W, offset (t 0×0000.00	000 (see pa	age 686)			SID	COSEL		TS0	MU	JX0	D0
ADCSSCTI	IX3, type R	/W, offset ()x0A4, rese	t 0×0000.00	000 (see pa	age 686)			SID	COSEL		TS0	MU	JX0	DO
ADCSSCTI	IX3, type R	/W, offset ()x0A4, rese	t 0×0000.00	000 (see pa	age 686)			SID	COSEL		TS0	MU	JX0	D0 S0DCOP
ADCSSCTI	IX3, type R L3, type R/ I3, type R/V	/W, offset 0)x0A4, rese	t 0×0000.00	000 (see pa	age 686) ge 687)			SID	COEL		TSO	MU	JX0	
ADCSSCTI	IX3, type R L3, type R/ I3, type R/V	/W, offset 0	0x0A4, rese	t 0×0000.00	000 (see pa	age 686) ge 687)			SID			TSO	MU	JX0	

							T	1							
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23	22 6	21 5	20 4	19 3	18	17	16 0
	C, type R/W						0	,	0	3	4	3	2	'	U
ADODORIO	o, type K/v	, Oliset ux	Doo, reset	0.0000.000	(see page	5 090)		DCTRIG7	DCTRIG6	DCTRIG5	DCTRIG4	DCTRIG3	DCTRIG2	DCTRIG1	DCTRIGO
								DCINT7	DCINT6	DCINT5	DCINT4	DCINT3	DCINT2	DCINT1	DCINT0
ADCDCCT	L0, type R/\	W, offset (0xE00, rese	t 0x0000.00	000 (see pa	ge 695)						l			
											CIE	CI	iC	С	IM
ADCDCCT	L1, type R/\	W, offset (0xE04, rese	t 0x0000.00	000 (see pa	ge 695)									
											CIE	CI	IC	С	IM
ADCDCCT	L2, type R/\	W, offset (0xE08, rese	t 0x0000.00)00 (see pa	ge 695)						I			
											015				
ADODOOT	10 to 10 DA	N - 55 4 /	2500	4.00000	000 /	005)					CIE	CI	iC	С	IIVI
ADCDCCI	L3, type R/\	w, onset	UXEUC, rese	et uxuuuu.u	uuu (see pa	ige 695)									
											CIE	CI	IC	С	IM
ADCDCCT	L4, type R/\	W. offset (0xE10. rese	t 0x0000.00)00 (see na	ge 695)					Ų.L	1			
======	., ., po . u	, =			(-00 pu	J)									
											CIE	CI	IC	С	IM
ADCDCCT	L5, type R/\	W, offset (0xE14, rese	t 0x0000.00	000 (see pa	ge 695)						ı			
											CIE	C	IC	С	IM
ADCDCCT	L6, type R/\	W, offset (0xE18, rese	t 0x0000.00	000 (see pa	ge 695)									
											CIE	C	IC	С	IM
ADCDCCT	L7, type R/\	W, offset (0xE1C, rese	et 0x0000.00	000 (see pa	ige 695)									
											CIE		10	0	IM
ADCDCCM	/IP0, type R/	NA offoot	0vE40 roo	st 0×0000 0	000 (222 2	200 607)					CIE	C	IC	C	IM
ADCDCCIV	iro, type K	vv, onset	UXL40, 1650	0.0000.0	ooo (see pa	ige 097)				COL	MP1				
											MP0				
ADCDCCN	/IP1, type R/	W, offset	0xE44, rese	et 0x0000.0	000 (see pa	age 697)									
										COI	MP1				
										COI	MP0				
ADCDCCM	/IP2, type R/	W, offset	0xE48, rese	et 0x0000.0	000 (see pa	age 697)									
										COI	MP1				
										COI	MP0				
ADCDCCM	IP3, type R/	W, offset	0xE4C, res	et 0x0000.0	1000 (see pa	age 697)									
											MP1				
AD00000	1D4 4 =:	NA1 -55 :	0.550	4.0-0000	000 (:	007)				COI	MP0				
AUCUCCN	/IP4, type R/	vv, offset	ux⊑50, rese	et UXUU00.0	uuu (see pa	age 697)				COL	MP1				
											MP0				
ADCDCCM	/IP5, type R/	W. offset	0xE54. rese	et 0x0000 0	000 (see na	age 697)					•				
	-, -, po 10	.,	,		, 500 pc	33.7				COI	MP1				
											MP0				
ADCDCCM	/IP6, type R/	W, offset	0xE58, rese	et 0x0000.0	000 (see pa	age 697)									
										COI	MP1				
										COI	MP0				
ADCDCCM	/IP7, type R/	W, offset	0xE5C, res	et 0x0000.0	000 (see pa	age 697)									
										COI	MP1				
										COI	MP0				

21	20	20	20	27	26	25	24	23	22	21	20	10	10	17	16
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	7	6	21 5	20	19 3	18	17	16
Univers	sal Asvn	chronou	ıs Receiv	vers/Tra	nsmitter	s (UAR1	rs)								
UARTO I UART1 I	base: 0x40 base: 0x40 base: 0x40	000.C000 000.D000				. (,								
			00, reset 0x0	0000.0000	(see page 7	12)									
						,									
				OE	BE	PE	FE				D	ATA			
UARTRSI	R/UARTECF	R, type RO,	offset 0x00	04, reset 0:	k0000.0000	(Read-Onl	y Status Re	egister) (se	e page 714)					
IIADTDSI	DILLADTECE	2 tupo WO	, offset 0x0	04 reset 0	×0000 0000	(Write On	ly Error Cla	ar Pogisto	r) (see page	714)		OE	BE	PE	FE
DANTRO	NOAKILOI	t, type wo	, onset oxo	04, reset 0	X0000.0000	(WITE-OII	ly Lift of Cie	ai Registe	(see page	5 / 1 4)					
											D/	ATA			
UARTFR,	type RO, o	ffset 0x018	3, reset 0x00	000.0090 (see page 71	7)									
	D 4 D 84					700)	RI	TXFE	RXFF	TXFF	RXFE	BUSY	DCD	DSR	CTS
UAKTILP	K, type K/W	, offset ux	020, reset 0	XUUUU.UU0	u (see page	120)									
											ILPI	l DVSR			
UARTIBR	D, type R/V	V, offset 0x	024, reset 0	x0000.000	0 (see page	721)									
							DIV	/INT							
UARTFBF	RD, type R/\	W, offset 0>	x028, reset	0x0000.00	00 (see pag	e 722)		ı				I			
												DIVI	FRAC		
UARTLCE	RH. type R/\	W. offset 0x	x02C, reset	0x0000.00	00 (see pag	ie 723)						DIVI	1040		
	, ,,,,	,			(000 pmg	, , , , , ,									
								SPS	WL	.EN	FEN	STP2	EPS	PEN	BRK
UARTCTI	L, type R/W,	offset 0x0	30, reset 0x	c0000.0300	(see page	725)									
07051	DTOEN			DTO	DTD	- DVE	T)/E				FOT	OMART	OID! D	OIDEN	D.T.E.
CTSEN	RTSEN	L officet Ov0	024 recet 0	RTS	DTR	RXE	TXE	LBE	LIN	HSE	EOT	SMART	SIRLP	SIREN	UARTEN
UAKTIFL	S, type K/VV	, onset oxu	034, reset 0:		z (see page	129)									
											RXIFLSEL			TXIFLSEL	
UARTIM,	type R/W, o	offset 0x038	8, reset 0x0	000.0000 (see page 73	31)				,					
LME5IM		LMSBIM			OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM	DSRIM	DCDIM	CTSIM	RIIM
UARTRIS	, type RO, o	offset 0x03	C, reset 0x0	0000.000F	(see page 7	35)									
LME5RIS	LME1RIS	LMSBRIS			OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS	DSRRIS	DCDRIS	CTSRIS	RIRIS
			0, reset 0x0	0000.0000				1 40				1		2.3.4.0	
	,				. •										
LME5MIS	LME1MIS	LMSBMIS			OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS	DSRMIS	DCDMIS	CTSMIS	RIMIS
UARTICR	t, type W1C	, offset 0x0)44, reset 0	x0000.0000	(see page	741)									
MEENIO	LMEANIC	LMODAGO			OFIC	DEIO	DEIO	FEIO	DTIO	TVIO	DVIO	DODANO	DODANO	OTOMIC	DIMIC
	LME1MIC		et 0x048, res	et Ovono	OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC	DSKMIC	DCDMIC	CISMIC	RIMIC
CAN I DIVI	AGTE, type	INVV, UIISE	1 04040, 108	- UAUUUU	.ooou (see f	aye (43)									
													DMAERR	TXDMAE	RXDMA
UARTLC1	TL, type R/V	V, offset 0x	090, reset 0	0x0000.000	00 (see page	744)									
										BL	.EN				MASTE

	20			07		0.5	0.1	1 00		- 04		1 40	10	47	10
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19	18	17	16 0
							0		0	3	4] 3		!	U
JAKILSS	, type KO,	onset uxus	4, reset ux	0000.0000 (see page	745)									
							T	l SS							
IADTI TI	A time DO	offoot 0::00	20	-0000 0000	/222 2222	746)	- 1								
UARTLIIN	w, type RO,	, onset uxus	o, reset u	k0000.0000	(see page	740)		I							
								<u> </u>							
							TIN	1ER							
UARTPeri	iphID4, typ	e RO, offse	t 0xFD0, re	set 0x0000.	.0000 (see	e page 747)									
											_				
											PI	ID4			
UARTPeri	iphID5, typ	e RO, offse	t 0xFD4, re	set 0x0000.	.0000 (see	page 748)						1			
											Pl	D5			
UARTPeri	iphID6, typ	e RO, offse	t 0xFD8, re	set 0x0000	.0000 (see	page 749)									
											PI	D6			
UARTPeri	iphID7, typ	e RO, offse	t 0xFDC, re	eset 0x0000	.0000 (see	e page 750)									
											PI	D7			
UARTPeri	iphID0, typ	e RO, offse	t 0xFE0, re	set 0x0000.	0060 (see	page 751)									
											PI	D0			
UARTPeri	iphID1, typ	e RO, offse	t 0xFE4, re	set 0x0000.	0000 (see	page 752)									
											PI	ID1			
UARTPeri	iphID2, typ	e RO, offset	t 0xFE8, re	set 0x0000.	0018 (see	page 753)									
	1 / 31		, ,												
											PI	I ID2			
UARTPeri	iphID3, type	e RO. offse	t 0xFEC. re	set 0x0000	.0001 (see	page 754)		1							
	, ., .		, ,			,									
											PI	ID3			
IARTPC	IIID0 type	RO offset	OxFFO res	et 0x0000.0	OOD (see i	nage 755)									
		,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		(000)	Jugo . co,									
											C	ID0			
IARTRO	IIID1 tuno	PO offeet	OvEE4 roo	et 0x0000.0	0E0 (000 r	2000 756)									
JANIFUE	,, type	NO, OHSEL	UAL 1 4, 185	. 0.0000.0	o. o (see þ	Jage (30)									
											C	l ID1			
IADTDC-	IIID2 tura	PO offert	0vEE9 ***	et 0x0000.0	00E (222 =	200 757)						101			
JAR IPCE	ı⊔∠, type	NO, Oliset	UAFFO, FES	e. 0x0000.0	oub (see p	page (5/)									
												ID2			
LADTEC	IIIDa 4	DO affect	0vFF0 ==	-4 020000	10D4 /	750)		<u> </u>			C	ID2			
UARTPCe	ยแบ3, type	KU, offset	UXFFC, res	et 0x0000.0	uB1 (see	page 758)									
												ID0			
											С	ID3			
SSI0 bas	onous S se: 0x4000 se: 0x4000	Serial Inte 0.8000 0.9000	erface (S	SSI)											
			reset 0x00	000.0000 (se	ee page 7	75)									
, •,	, •				1 -3-1	,									
			80	I CR				SPH	SPO	FI	RF		D	SS	
SSICR1 +	vne R/M o	ffset 0x004		000.0000 (se	ee page 7	77)		5/11	5. 0						
Joioni, t	JP6 1474, 0		, . 6361 0401		oc page /	,									
											FOT	202	140	005	101
											EOT	SOD	MS	SSE	LBM

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSIDR, ty	pe R/W, offs	set 0x008,	reset 0x000	00.0000 (se	e page 779	<u> </u>									
							DA	ATA							
SSISR, ty	pe RO, offs	et 0x00C, r	reset 0x000	0.0003 (see	page 780)										
											BSY	RFF	RNE	TNF	TFE
SSICPSR,	type R/W,	offset 0x01	10, reset 0x	0000.0000	(see page 7	82)									
											CPSI	DVSR			
SSIIM, typ	e R/W, offs	et 0x014, r	reset 0x000	0.0000 (see	page 783)										
												TXIM	RXIM	RTIM	RORIM
SSIRIS, ty	pe RO, offs	et 0x018,	reset 0x000	0.0008 (see	e page 784)										
												TXRIS	RXRIS	RTRIS	RORRIS
SSIMIS, ty	pe RO, offs	set 0x01C,	reset 0x00	00.0000 (se	e page 786)									
												TXMIS	RXMIS	RTMIS	RORMIS
SSIICR, ty	pe W1C, of	fset 0x020), reset 0x00	000.0000 (s	ee page 78	3)									
														RTIC	RORIC
SSIDMAC	TL, type R/	W, offset 0	x024, reset	0x0000.00	00 (see pac	e 789)						ı			
	, ,,,,	,	,		(333)										
														TXDMAE	RXDMAE
SSIPeriph	ID4, type R	O. offset 0	xFD0. rese	t 0x0000.00	00 (see pa	ne 790)									
	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,			(000 pa	, , , , ,									
											PI	l D4			
SSIParinh	ID5, type R	O offeet 0	VED4 rese	t nynnnn na	IOO (see na	791)									
OOII GIIDI	iibo, type it	0, 011361 0	7, 1636		(see pa	<i>JC 131)</i>									
											DI] D5			
CCIDorinh	IDE tuno B	O offeet 0	VEDS room	• 0>0000 00	100 (aaa na	702)		L			• • • • • • • • • • • • • • • • • • • •				
SSIPERIDI	ID6, type R	o, onset u	IXFD6, rese	[UXUUUU.UL	(see pa	ge /92)									
											DI	D0			
											PI	D6			
SSIPeripr	ID7, type R	O, offset u	IXFDC, rese	t 0x0000.00	Juu (see pa	ge 793)		1							
											PI	D7			
SSIPeriph	ID0, type R	O, offset 0	xFE0, rese	t 0x0000.00	22 (see pag	ge 794)									
											PI	D0			
SSIPeriph	ID1, type R	O, offset 0	xFE4, rese	t 0x0000.00	00 (see pag	ge 795)									
											PI	D1			
SSIPeriph	ID2, type R	O, offset 0	xFE8, rese	t 0x0000.00	18 (see pag	ge 796)									
											PI	D2			
SSIPeriph	ID3, type R	O, offset 0	xFEC, rese	t 0x0000.00	001 (see pa	ge 797)									
											PI	D3			
SSIPCeIII	D0, type R0	, offset 0x	FF0, reset (0x0000.000	D (see page	798)									
											CI	D0			

24	20	20	20	77	26	25	24	1 22	20	24	20	10	10	17	46
31 15	30 14	29 13	28 12	27	26 10	25 9	24 8	23 7	22 6	21 5	20	19 3	18 2	17	16 0
	ID1, type RO								0	-	7			·	
	, ., ,,	, 0001 0	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		c (occ pag	,									
											CI	D1			
SSIPCell	ID2, type RO	, offset 0x	FF8, reset	0x0000.000	5 (see pag	e 800)									
											CI	D2			
SSIPCell	ID3, type RO	, offset 0x	FFC, reset	0x0000.00F	31 (see pag	ge 801)									
											CI	D3			
I ² C Ma	ntegrated ster ase: 0x4002		(I ² C) Inte	∍rface											
	se: 0x4002														
I2CMSA,	type R/W, of	fset 0x000	, reset 0x0	000.0000											
						<u> </u>					SA				R/S
IZCMCS,	type RO, off	set ux004,	reset 0x00	.00.0000 (R	ead-Only S	status Reg	ister)								
									BUSBSY	IDLE	ARBLST	DATACK	ADRACK	FRROR	BUSY
12CMCS	type WO, off	Feet NyNN4	reset 0x00	000 0000 (V	Vrite-Only	Control Re	naister)		ВООВОТ	IDLL	AINDLOT	DAIAOR	ADITACIT	LITTOIT	D001
izomoo,	type IIO, on	361 02004	, 16361 020		Vince-Only	Jonatoria	gister)								
												ACK	STOP	START	RUN
I2CMDR,	type R/W, of	fset 0x008	3, reset 0x0	000.0000								1			
											DA	TA			
12CMTPR	type R/W, c	offset 0x00	C, reset 0x	c0000.0001											
												TPR			
I2CMIMR	, type R/W, o	ffset 0x01	0, reset 0x	0000.0000				1							
															IM
IZCMRIS,	type RO, off	rset UXU14	, reset uxu	000.0000								I			
															RIS
12CMMIS	, type RO, of	fset 0x018	reset 0x0	000.0000											
	, ,, po, o.		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,												
															MIS
I2CMICR	, type WO, of	ffset 0x010	C, reset 0x0	0000.0000	1			1				ı			
															IC
I2CMCR,	type R/W, of	fset 0x020), reset 0x0	000.0000											
										SFE	MFE				LPBK
I ² C Sla	ntegrated ve ase: 0x4002 ase: 0x4002	.0000	(I ² C) Inte	∍rface											
I2CSOAR	R, type R/W, o	offset 0x80	00, reset 0x	0000.0000											
												OAR			
12CSCSR	t, type RO, of	ffset 0x804	4, reset 0x0) 0000.0000	Read-Only	Status Re	gister)								
													FBR	TREQ	RREQ

ſ				1			1	ı	1	1	1	ı		1	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I2CSCSR,	type WO, c	offset 0x80	4, reset 0x	0000.0000 (Write-Only	Control Re	egister)								
	,		<u>′</u>	` 			,								
															DA
															DA
I2CSDR, t	ype R/W, of	fset 0x808	, reset 0x0	000.0000											
											DA	ATA			
I2CSIMR.	type R/W, o	ffset 0x800	C. reset 0x	0000.0000											
, , , , , , , , , , , , , , , , , , ,			<i>'</i>												
													OTODINA	OTADTIM	DATAINA
													STOPIN	STARTIM	DATAIN
I2CSRIS, t	type RO, of	fset 0x810,	reset 0x00	000.000											
													STOPRIS	STARTRIS	DATARIS
I2CSMIS.	type RO, of	fset 0x814.	reset 0x0	000.0000					-						
													CTODMIC	CTADTMIC	DATAMIC
													STOPMIS	STARTMIS	DATAMIS
I2CSICR, 1	type WO, of	ffset 0x818	, reset 0x0	000.0000											
													STOPIC	STARTIC	DATAIC
Intor In	tegrated	Circuit	Sound (I ² S\ Into	faco										
		Circuit	Souria (i S) iiitei	iace										
Base 0x4	1005.4000														
12STXFIF	O, type WO,	offset 0x0	00, reset 0	x0000.0000	(see page	852)									
							TXF	FIFO							
							TXF	FIFO							
12STXFIF	OCFG, type	R/W. offse	t 0x004. re	set 0x0000	0000 (see	nage 853)									
120 1741 11 4	, .,po	1211, 01100		I	(000	page eco,									
														CSS	LRS
12STXCFG	, type R/W,	offset 0x0	08, reset 0	x1400.7DF	(see page	854)									
		JST	DLY	SCP	LRP	W	/M	FMT	MSL						
		SS	SZ					SE	OSZ						
I2STXI IMI	IT, type R/W	/ offset 0x1	00C. reset	0x0000.000	0 (see pag	e 856)									
.20 .7.2	., ., po	, 0.1001 0.1	, , , , , , ,	1	e (ccc pag										
													LIMIT		
I2STXISM	, type R/W,	offset 0x01	10, reset 0x	0000.0000	(see page	857)									
															FFI
															FFM
I2STXLEV	, type RO, o	offset 0x01	8. reset 0×	0000.0000	see page 8	358)									
	, ,, , ,		,			-,									
													LEVEL		
													LEVEL		
12SRXFIF	O, type RO,	offset 0x8	00, reset 0	x0000.0000	(see page	859)									
							RXF	FIFO							
							RXF	FIFO							
12SRXFIF	OCFG, type	R/W, offse	t 0x804. re	set 0x0000	.0000 (see	page 860)									
	., ., ,,	,	,		(230										
													ENANA	CCC	LDC
													FMM	CSS	LRS
12SRXCF	s, type R/W	, offset 0x8	08, reset 0	x1400.7DF	0 (see page	e 861)									
		JST	DLY	SCP	LRP		RM		MSL						
		SS	SZ	•				SE	SZ						
I2SRXLIM	IT, type R/W	/. offset 0×	80C, reset	0x0000.7FF	F (see par	ne 863)									
	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,	, , , , , , , , , , , , , , , , , , , ,		,,,, put	, ,									
													1.05.00		
													LIMIT		

31	00	00	00	0.7	00	0.5	0.4	00	00	04	00	40	40	47	40
15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18	17	16
							0	,	0	3	4	3		'	U
125KAI5IVI	, type R/W,	onset uxo	To, reset of	 	(see page	004)									FFI
															FFM
I2SRYI EV	/, type RO, o	offeet Ov81	18 reset Ov	0000 0000	(see nage 8	365)									
IZORXLLV	, type ito, t	JIISEL UXU	io, reset ox		(see page t)									
													LEVEL		
I2SCFG. to	ype R/W, of	fset 0xC00), reset 0x0	000.0000 (see page 86	36)									
,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		,		page										
										RXSLV	TXSLV			RXEN	TXEN
I2SIM, typ	e R/W, offse	et 0xC10, r	reset 0x000	0.0000 (se	e page 868))		Į							
				Ì											
										RXREIM	RXSRIM			TXWEIM	TXSRIM
I2SRIS, ty	pe RO, offs	et 0xC14,	reset 0x000	00.0000 (se	e page 870)		ı							
										RXRERIS	RXSRRIS			TXWERIS	TXSRRIS
I2SMIS, ty	pe RO, offs	et 0xC18,	reset 0x000	00.0000 (se	ee page 872	?)									
										RXREMIS	RXSRMIS			TXWEMIS	TXSRMIS
I2SIC, typ	e WO, offse	t 0xC1C, r	eset 0x000	0.0000 (see	e page 874)										
										RXREIC				TXWEIC	
	ller Area ise: 0x400		k (CAN)	Module											
	se: 0x400														
CAN1 ba		4.1000	0, reset 0x(0000.0001	(see page 8	96)									
CAN1 ba	se: 0x400	4.1000	0, reset 0x0	0000.0001	(see page 8	96)									
CAN1 ba	se: 0x400	4.1000	0, reset 0x(0000.0001	(see page 8	96)		TEST	CCE	DAR		EIE	SIE	IE	INIT
CAN1 ba	se: 0x400	4.1000 ffset 0x00						TEST	CCE	DAR		EIE	SIE	IE	INIT
CAN1 ba	type R/W, o	4.1000 ffset 0x00						TEST	CCE	DAR		EIE	SIE		INIT
CAN1 ba	type R/W, o	4.1000 ffset 0x00						TEST	CCE	DAR	RXOK	EIE	SIE	IE LEC	INIT
CAN1 ba	type R/W, o	4.1000 ffset 0x00	4, reset 0x(0000.0000	(see page 8	98)					RXOK		SIE		INIT
CAN1 ba CANCTL, CANSTS, CANERR,	type R/W, o	4.1000 ffset 0x00	4, reset 0x(0000.0000	(see page 8	98)						TXOK	SIE		INIT
CAN1 ba CANCTL, CANSTS, CANERR,	type R/W, o	4.1000 ffset 0x00 ffset 0x00	4, reset 0x0 8, reset 0x0	0000.0000 (0000.0000 (REC	(see page 8	98)					RXOK	TXOK	SIE		INIT
CAN1 ba CANCTL, CANSTS, CANERR,	type R/W, o	4.1000 ffset 0x00 ffset 0x00	4, reset 0x0 8, reset 0x0	0000.0000 (0000.0000 (REC	(see page 8	98)						TXOK	SIE		INIT
CAN1 ba CANCTL, CANSTS, CANERR,	type R/W, o	4.1000 Iffset 0x000 Iffset 0x000 Iffset 0x0000 Iffset 0x0000	4, reset 0x0 8, reset 0x0	0000.0000 (0000.0000 (REC	see page 90	01)		BOFF	EWARN			TXOK			INIT
CAN1 ba CANCTL, CANSTS, CANERR, RP CANBIT, ty	type R/W, of	4.1000 Iffset 0x000 Iffset 0x000 Iffset 0x0000 TSEG2	4, reset 0x0 8, reset 0x0 c, reset 0x0	0000.0000 (0000.0000 (REC 0000.2301 ((see page 8 see page 90 see page 90 TSI	998) 011) 022)		BOFF				TXOK	SIE		INIT
CAN1 ba CANCTL, CANSTS, CANERR, RP CANBIT, ty	type R/W, o	4.1000 Iffset 0x000 Iffset 0x000 Iffset 0x0000 TSEG2	4, reset 0x0 8, reset 0x0 c, reset 0x0	0000.0000 (0000.0000 (REC 0000.2301 ((see page 8 see page 90 see page 90 TSI	998) 011) 022)		BOFF	EWARN			TXOK			INIT
CAN1 ba CANCTL, CANSTS, CANERR, RP CANBIT, ty	type R/W, of	4.1000 Iffset 0x000 Iffset 0x000 Iffset 0x0000 TSEG2	4, reset 0x0 8, reset 0x0 c, reset 0x0	0000.0000 (0000.0000 (REC 0000.2301 ((see page 8 see page 90 see page 90 TSI	998) 011) 022)		BOFF	EWARN			TXOK			INIT
CAN1 ba CANCTL, CANSTS, CANERR, RP CANBIT, ty	type R/W, of	4.1000 ffset 0x000 ffset 0x000 ffset 0x0000 TSEG2 set 0x010,	4, reset 0x0 8, reset 0x0 7, reset 0x0 reset 0x00	0000.0000 (st	see page 90	998) 01) 02) EG1	IN	BOFF	EWARN			TXOK			INIT
CAN1 ba CANCTL, CANSTS, CANERR, RP CANBIT, ty	type R/W, of	4.1000 ffset 0x000 ffset 0x000 ffset 0x0000 TSEG2 set 0x010,	4, reset 0x0 8, reset 0x0 7, reset 0x0 reset 0x00	0000.0000 (st	see page 90	998) 01) 02) EG1	IN	BOFF	EWARN			TXOK			INIT
CAN1 ba CANCTL, CANSTS, CANERR, RP CANBIT, ty	type R/W, of	4.1000 ffset 0x000 ffset 0x000 ffset 0x0000 TSEG2 set 0x010,	4, reset 0x0 8, reset 0x0 7, reset 0x0 reset 0x00	0000.0000 (st	see page 90	998) 01) 02) EG1	IN	BOFF	EWARN	EPASS	TE	TXOK EC BE	RP		INIT
CAN1 ba CANCTL, CANSTS, CANERR, RP CANBIT, ty CANINT, ty	type R/W, of type	4.1000 ffset 0x000 ffset 0x000 ffset 0x000 TSEG2 set 0x010,	4, reset 0x0 8, reset 0x0 C, reset 0x0 reset 0x00 4, reset 0x0	0000.0000 (REC 0000.2301 (0000.0000 (se	see page 90 TSI ee page 90 see page 90 see page 90	998) 011) 022) EG1 33)	IN	BOFF	EWARN			TXOK			INIT
CAN1 ba CANCTL, CANSTS, CANERR, RP CANBIT, ty CANINT, ty	type R/W, of	4.1000 ffset 0x000 ffset 0x000 ffset 0x000 TSEG2 set 0x010,	4, reset 0x0 8, reset 0x0 C, reset 0x0 reset 0x00 4, reset 0x0	0000.0000 (REC 0000.2301 (0000.0000 (se	see page 90 TSI ee page 90 see page 90 see page 90	998) 011) 022) EG1 33)	IN	BOFF	EWARN	EPASS	TE	TXOK EC BE	RP		INIT
CAN1 ba CANCTL, CANSTS, CANERR, RP CANBIT, ty CANINT, ty	type R/W, of type	4.1000 ffset 0x000 ffset 0x000 ffset 0x000 TSEG2 set 0x010,	4, reset 0x0 8, reset 0x0 C, reset 0x0 reset 0x00 4, reset 0x0	0000.0000 (REC 0000.2301 (0000.0000 (se	see page 90 TSI ee page 90 see page 90 see page 90	998) 011) 022) EG1 33)	IN	BOFF	EWARN	EPASS	TE	TXOK EC BE	BASIC	LEC	INIT
CAN1 ba CANCTL, CANSTS, CANERR, RP CANBIT, ty CANTST, ty CANTST, ty	type R/W, of type R/W, of type R/W, of type RO, of type RO, off type R/W, of	4.1000 Iffset 0x000 Iffset 0x0000 TSEG2 set 0x010, Iffset 0x014 Offset 0x014	4, reset 0x0 8, reset 0x0 7, reset 0x0 4, reset 0x0 1018, reset 0	0000.0000 (see	see page 90 TSI ee page 90 see page 90 (see page 90)	998) D1) D2) EG1 33) D4)	IN	BOFF	EWARN	EPASS	TE	TXOK EC BE	BASIC		INIT
CAN1 ba CANCTL, CANSTS, CANERR, RP CANBIT, ty CANTST, ty CANTST, ty	type R/W, of type	4.1000 Iffset 0x000 Iffset 0x0000 TSEG2 set 0x010, Iffset 0x014 Offset 0x014	4, reset 0x0 8, reset 0x0 7, reset 0x0 4, reset 0x0 1018, reset 0	0000.0000 (see	see page 90 TSI ee page 90 see page 90 (see page 90)	998) D1) D2) EG1 33) D4)	IN	BOFF	EWARN	EPASS	TE	TXOK EC BE	BASIC	LEC	INIT
CAN1 ba CANCTL, CANSTS, CANERR, RP CANBIT, ty CANINT, ty CANTST, 1	type R/W, of type R/W, of type R/W, of type RO, of type RO, off type R/W, of	4.1000 Iffset 0x000 Iffset 0x0000 TSEG2 set 0x010, Iffset 0x014 Offset 0x014	4, reset 0x0 8, reset 0x0 7, reset 0x0 4, reset 0x0 1018, reset 0	0000.0000 (see []	see page 90 TSI ee page 90 see page 90 (see page 90)	998) D1) D2) EG1 33) D4)	IN	BOFF	EWARN	EPASS	TE	TXOK EC BF	BASIC BF	LEC	INIT
CAN1 ba CANCTL, CANSTS, CANERR, RP CANBIT, ty CANINT, ty CANIST, ty CANIST, ty CANIST, ty	type R/W, of	4.1000 Iffset 0x000 Iffset 0x0000 ISEG2 Set 0x010, Iffset 0x014 Offset 0x0	4, reset 0x0 8, reset 0x0 reset 0x0 4, reset 0x0 118, reset 0	0000.0000 (see 0x0000.000)	see page 90 TSI ee page 900 see page 900 O (see page	998) D1) D2) EG1 33) 04) ge 907)	IN	BOFF	EWARN	EPASS	TE	TXOK EC BF	BASIC	LEC	INIT
CAN1 ba CANCTL, CANCTL, CANSTS, CANERR, RP CANBIT, ty CANINT, ty CANIST, 1	type R/W, of type R/W, of type R/W, of type RO, of type RO, off type R/W, of	4.1000 Iffset 0x000 Iffset 0x0000 ISEG2 Set 0x010, Iffset 0x014 Offset 0x0	4, reset 0x0 8, reset 0x0 reset 0x0 4, reset 0x0 118, reset 0	0000.0000 (see 0x0000.000)	see page 90 TSI ee page 900 see page 900 O (see page	998) D1) D2) EG1 33) 04) ge 907)	IN	BOFF	EWARN	EPASS	TE	TXOK EC BF	BASIC BF	LEC	INIT

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	17	0
	MSK, type F												_		
	,,,,,	,			(337)										
								WRNRD	MASK	ARB	CONTROL	CLRINTPND	NEWDAT /	DATAA	DATAI
								WKINKD	IVIAGN	ARD	CONTROL	CLRINTFIND	TXRQST	DATAA	DAIA
CANIF2C	MSK, type F	R/W, offset	0x084, rese	et 0x0000.0	000 (see p	age 908)									
								WRNRD	MASK	ARB	CONTROL	CLRINTPND	NEWDAT / TXRQST	DATAA	DATA
CANIF1M	SK1, type F	R/W. offset	0x028. rese	t 0x0000.F	FFF (see r	page 911)									
	7.71	,			(,									
							M	ISK							
CANIF2M	SK1, type F	R/W, offset	0x088, rese	t 0x0000.F	FFF (see p	page 911)									
							M	İSK							
CANIF1M	SK2, type F	R/W, offset	0x02C, rese	et 0x0000.F	FFF (see	page 912)									
MXTD	MDIR								MSK						
CANIF2M	SK2, type F	R/W, offset	0x08C, rese	et 0x0000.F	FFF (see	page 912)									
MXTD	MDIR								MSK						
CANIF1A	RB1, type R	k/W, offset	0x030, rese	t 0x0000.00	000 (see p	age 914)									
								ID							
CANIESAI	RB1, type R	/// offect	0v090 roso	+ 0~0000 0	000 (see n	200 014)									
CANII ZA	KB1, type K	JVV, Oliset	UXU3U, Tese	. 020000.00	oo (see p	age 914)									
								ID							
CANIF1A	RB2, type R	Z/W. offset	0x034. rese	t 0x0000.00	000 (see p	age 915)									
	, , ,														
MSGVAL	XTD	DIR							ID						
CANIF2A	RB2, type R	Z/W, offset	0x094, rese	t 0x0000.00	000 (see p	age 915)									
MSGVAL	XTD	DIR							ID						
CANIF1M	CTL, type F	R/W, offset	0x038, rese	t 0x0000.0	000 (see p	age 917)									
NEWDAT	MSGLST	INTPND	UMASK	TXIE	RXIE	RMTEN	TXRQST	EOB					DI	LC	
CANIF2M	CTL, type F	R/W, offset	0x098, rese	t 0x0000.0	000 (see p	age 917)						1			
NEWS	MOOLET	INITE	118446:	T) ((E	D)//=	D==:	TVDCC	F05							
	MSGLST			TXIE	RXIE		TXRQST	EOB					DI	LC	
CANIF1D	A1, type R/\	v, onset 0)	kບ໒ບ, reset	UXUUUU.00	υυ (see pa	ge 920)									
							D	ATA							
CANIF1D	A2, type R/\	N. offset N	x040. reset	0x0000.nnr	0 (see nad	ge 920)									
	_, ., po 101	,	, , . 5551		(300 pa(, - ,									
							D	ATA							
CANIF1D	B1, type R/\	N, offset 0	x044, reset	0x0000.000	00 (see pag	ge 920)									
							D	ATA							
CANIF1D	B2, type R/\	N, offset 0	x048, reset	0×0000.000	00 (see pag	ge 920)									
							Di	ATA							
CANIF2D	A1, type R/\	N, offset 0	x09C, reset	0x0000.000	00 (see pa	ge 920)									
							D	ATA							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	17	0
	A2, type R/W														
		<u>, </u>													
				1			DA	ATA							
CANIF2D	B1, type R/W	, offset 0	x0A4, reset	0x0000.000	00 (see pag	ge 920)									
							DA	ATA							
CANIF2D	B2, type R/W	, offset 0	x0A8, reset	0x0000.000	00 (see pag	ge 920)									
0.411777						204)	DA	ATA							
CANTAR	Q1, type RO,	offset ux	100, reset 0	X0000.0000	(see page	921)									
							TXE	l QST							
CANTXRO	Q2, type RO,	offset 0x	104. reset 0)×0000.0000	(see page	921)	TAI	iQO1							
O A III TAIR	42 , t y po 100,	OHOUL UX	104, 10001		(occ page	, 021)									
							TXF	I QST							
CANNWD	A1, type RO	, offset 0x	(120, reset	0x0000.000	0 (see pag	e 922)									
							NEV	VDAT							
CANNWD	A2, type RO	, offset 0x	c124, reset	0x0000.000	0 (see pag	e 922)									
							NEV	VDAT							
CANMSG	1INT, type R	O, offset (0x140, rese	t 0x0000.00	00 (see pa	ige 923)		ı				1			
0411100	ONT 6 D	0 -44	0-444	4.00000.00	00 /	000)	INI	PND							
CANMSG	2INT, type R	O, onset (UX144, rese	t 0x0000.00	oo (see pa	ige 923)									
							INT	 PND							
CANMSG	i1VAL, type F	RO. offset	0x160, res	et 0x0000.0	000 (see n	age 924)		1110							
	<u>.</u>	,			(000 p	ugo 02 .,									
							MSC	I SVAL							
CANMSG	2VAL, type F	RO, offset	0x164, res	et 0x0000.0	000 (see p	age 924)									
							MSC	SVAL				•			
Ethern	et Contro	ller													
Ethern	et MAC (E	Etherne	t Offset)												
Base 0x4	4004.8000														
MACRIS/I	MACIACK, ty	/pe R/W10	C, offset 0x	000, reset 0	x0000.000	0									
									DI 0 00 00	MD:::=	DV==	F611	T)/=::-	T)/==	D)
MA 6117 -			15 1	00.55=					PHYINT	MDINT	RXER	FOV	TXEMP	TXER	RXINT
MACIM, t	ype R/W, off	set 0x004	, reset 0x00	.00.007F											
									PHYINTM	MDINITM	RXERM	FOVM	TXEMPM	TXERM	RXINTM
MACRCT	L, type R/W,	offset 0×1	008. reset 0	x0000 0008						.TIDIIVI	IVILIVI	l . O v ivi	ASEMI IVI	177ELVIA	TOMPTIVI
	_, ., po 1011,	JJUL UA													
											RSTFIFO	BADCRC	PRMS	AMUL	RXEN
MACTCTI	L, type R/W,	offset 0x0	00C, reset 0	x0000.0000								I.			
											DUPLEX		CRC	PADEN	TXEN
MACDATA	A, type RO, o	offset 0x0	10, reset 0x	0000.0000	(Reads)						,				
							RXI	DATA							
							RXI	DATA							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MACDATA	A, type WO,	offset 0x0	010, reset 0	x0000.0000	(Writes)										
								DATA							
							TXI	DATA							
MACIA0, t	type R/W, o	ffset 0x01													
				OCT4								OCT3			
				OCT2							MAC	OCT1			
MACIA1, t	type R/W, o	ffset 0x01	8, reset 0x0	000.0000											
				OCT6							MAC	OCT5			
MACTHR,	, type R/W,	offset 0x0	1C, reset 0x	(0000.003F				1				1			
												TUE	TOLL		
												IHR	RESH		
MACMCII	L, type R/W	, offset Ux	020, reset 0	X0000.0000	•			1				1			
										DECARD				WDITE	OTADT
MA OMBY	D.04/	- 554 001	04 4 0	0000 0000						REGADR				WRITE	START
MACMDV,	, type R/W,	offset UXU	24, reset ux	0800.0080				I				I			
												 IV			
MA ONETY	D. 6 D.04		000		•							'IV			
MACINITAL	D, type R/W	, onset ux	UZC, reset (JX0000.000	J										
							MI	TX							
MACMEY	D, type R/W	/ offeet Ov	.020 roost (~^^^			IVIL								
IVIACIVIKA	D, type K/W	, onset ux	1030, 16561		,										
							МГ) DRX							
MACND 6	ype RO, off	ent OvO34	rosot Ov00	00 0000			IVIL								
MACNE, U	ype KO, Uli	Set 0x034,	Teset UXUU	00.0000											
												NI	PR		
MACTR to	ype R/W, of	feat NyN38	roset OvO	000 0000											
maorit, t	ype iditi, oi	1361 02000	, 10301 020												
															NEWTX
MACLED.	type R/W, o	offset 0x04	10. reset 0x	0000.0100											11211111
MINOLLD,	type iait,	Jilout UXU-	10, 10001 0x												
					LE	ED1							LE	D0	
MDIX. tvp	e R/W, offs	et 0x044. r	eset 0x0000	0.0000											
, ,,	,,,,,	,													
															EN
Ethorno	et Contro	llor	<u> </u>												
	nagemen		sead thr	ough the	МАСМ	CTI roa	ictor)								
					WACW	CILIEG	ister <i>j</i>								
	R/W, addre					T ==	T = =								
	LOOPBK				ISO	RANEG	DUPLEX	COLT							
MR1, type	RO, addre		_							=		I			
	100X_F	100X_H	10T_F	10T_H						ANEGC	RFAULT	ANEGA	LINK	JAB	EXTD
MR2, type	RO, addre	ss 0x02, re	eset 0x0161												
							OUI	[21:6]							
MR3, type	RO, addre			0											
			I[5:0]					N	1N				F	RN	
	R/W, addre		reset 0x01E	1											
NP		RF					A3	A2	A1	A0			S		
	RO, addre		eset 0x0001												
NP	ACK	RF					A						S		
MR6, type	RO, addre	ss 0x06, re	eset 0x0000												
											PDF	LPNPA		PRX	LPANEGA

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MR16, typ	pe RO, addr	ess 0x10, r	eset 0x004	0											
							S	R							
MR17, ty	pe R/W, add	ress 0x11,	reset 0x000)2											
	FASTRIP	EDPD		LSQE			FASTEST						FGLS	ENON	
MR27, tyr	pe RO, addr	ess 0x1B,	reset -					ı							
											XPOL				
MR29. tvi	pe RO, addr	ess 0x1D. i	reset 0x000	0											
								EONIS	ANCOMPIS	RFLTIS	LDIS	LPACKIS	PDFIS	PRXIS	
MP30 tu	pe R/W, add	rose Ov1E	rosot OvOO	00				LONIO	74100111110	THE ETIO	LDIO	Lintortio	1 5110	11000	
wikso, typ	pe K/vv, auu	IIII OSS UXIL,	Teset UXUU					FONIM	ANCOMPIM	DELTIM	LDIM	LIBACKIM	DDEIM	DDVIM	
								EONIM	ANCOMPIN	RFLTIM	LDIM	LPACKIM	PDFIM	PRXIM	
MR31, typ	pe R/W, add	ress 0x1F,		10				ı							1
			AUTODONE									SPEED			SCRDIS
Univer	sal Seria	l Bus (U	SB) Con	troller											
Base 0x	4005.0000														
USBFADI	DR, type R/\	N, offset 0x	000, reset	0x00 (see p	page 1012)										
												FUNCADD	₹		
USBPOW	/ER, type R/	W, offset 0	x001, reset	0x20 (OT	A / Host N	Mode) (see	page 1013)								
												RESET	RESUME	SUSPEND	PWRDNPHY
USBPOW	/ER, type R/	W, offset 0	x001, reset	0x20 (OTC	B / Device	Mode) (se	ee page 101	3)							
 I				•				ISOUP	SOFTCONN			RESET	RESUME	SUSPEND	PWRDNPHY
USBTXIS	, type RO, c	offset 0x002	reset 0x0	000 (see n	age 1016)							1			
EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8	EP7	EP6	EP5	EP4	EP3	EP2	EP1	EP0
						LF9	LFO	LF7	LFO	LFJ	LF4	LF3	LFZ	LFI	LFU
	s, type RO, o					FD0	FD0		- FD0	ED5		_ FD0	- FD0	- FD4	
EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8	EP7	EP6	EP5	EP4	EP3	EP2	EP1	
	, type R/W,														
EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8	EP7	EP6	EP5	EP4	EP3	EP2	EP1	EP0
USBRXIE	, type R/W,	offset 0x00	8, reset 0x	FFFE (see	page 1022)										
EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8	EP7	EP6	EP5	EP4	EP3	EP2	EP1	
USBIS, ty	pe RO, offs	et 0x00A, r	eset 0x00 (OTG A / H	ost Mode) (see page 1	1024)								
								VBUSERR	SESREQ	DISCON	CONN	SOF	BABBLE	RESUME	
USBIS, ty	pe RO, offs	et 0x00A, r	eset 0x00 (OTG B / D	evice Mode) (see page	e 1024)								
										DISCON		SOF	RESET	RESUME	SUSPEND
USBIE. tv	pe R/W, off	set 0x00B.	reset 0x06	(OTG A / H	lost Mode)	(see page	1027)								
	, , , , , , , , , , , , , , , , , , , ,	,		(,	(3-		VBLISERR	SESREQ	DISCON	CONN	SOF	BARRI F	RESUME	
LISBIE 6	pe R/W, off	ent OvOOR	rocat Ov06	OTG B / F	Novico Mod	o) (see pag	no 1027)	VDCCLIAT	OLOILLA	Biocoit	001111	1 001	DADDEL	TRECOINE	
USBIL, ty	pe R/VV, OII	Set UXUUD,	reset uxuu	(OIG B/L	evice wou	e) (see pag	Je 1027)			DISCON		SOF	RESET	DECLIME	SUSPEND
					100	2)				DISCON		50F	RESET	RESUME	SUSPEND
USBFRAI	ME, type RC), offset ux	UUC, reset (JXUUUU (se	e page 1030	J)									
										FRAME					
USBEPID	X, type R/W	l, offset 0x0	00E, reset 0	x00 (see p	age 1031)										
													EP	IDX	
USBTEST	Γ, type R/W,	offset 0x00	F, reset 0x	00 (OTG A	/ Host Mod	ie) (see pa	ge 1032)								
								FORCEH	FIFOACC	FORCEFS					
USBTEST	T, type R/W,	offset 0x00	F, reset 0x	00 (OTG B	/ Device M	ode) (see	page 1032)								
									FIFOACC	FORCEFS					
USBFIFO	0, type R/W	, offset 0x0	20, reset 0:	×0000.0000) (see page	1034)									
					. 1-3-	,	EPF	ATA							
								ATA							
IISBEIEO	1, type R/W	offect from	24 reest 0	v0000 0000	1 (200 200	1034)									
JUDI IFU	., type R/W	, onset uxu	, reset U		, (ace paye	1004)	EDD	ATA							
							EPL	ATA							

												_			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
USBFIFO2	, type R/W	offset 0x0	028, reset 0:	x0000.000	0 (see page	1034)									
								DATA							
							EPI	DATA							
USBFIFO3	, type R/W	offset 0x0	02C, reset 0	x0000.000	0 (see page	1034)									
								DATA							
							EPI	DATA							
USBFIFO4	, type R/W	offset 0x0	030, reset 0:	x0000.000	0 (see page	1034)									
								DATA							
							EPI	DATA							
USBFIFO5	, type R/W	offset 0x0	034, reset 0:	x0000.000	0 (see page	1034)									
								DATA							
							EPI	DATA							
USBFIF06	, type R/W	offset 0x0)38, reset 0:	x0000.0000	0 (see page	1034)									
								DATA DATA							
LISPEIEOZ	tuno D/M	offoot Ov	12C #000# 0	~^^^	0 (222 page	1024\	EFI	DAIA							
JOBI IFU/	, type ray,	JIISEL UXL	,,, reset 0		0 (see page	1004)	EDI	DATA							
								DATA							
USBFIFO8	tyne R/W	offset 0x0	040. reset 0	×0000.0000	0 (see page	1034)									
	, ,,,,,		,		- (3-	,	EPI	DATA							
								DATA							
USBFIF09	, type R/W.	offset 0x0	044, reset 0:	x0000.000	0 (see page	1034)									
							EPI	DATA							
							EPI	DATA							
USBFIF01	0, type R/V	V, offset 0x	(048, reset	0x0000.000	00 (see page	e 1034)									
							EPI	DATA							
							EPI	DATA							
USBFIFO1	1, type R/V	V, offset 0x	04C, reset	0x0000.00	00 (see pag	e 1034)									
							EPI	DATA							
							EPI	DATA							
USBFIFO1	2, type R/V	V, offset 0x	(050, reset	0x0000.000	00 (see page	e 1034)									
								DATA							
							EPI	DATA							
USBFIF01	3, type R/V	V, offset 0x	(054, reset	0x0000.000	00 (see page	e 1034)									
								DATA							
HEBEITO	4 6 5	V offer to	OE0	020000 000	00 (000 = -	0.1024	EPI	DATA							
USBFIFU1	4, type K/V	v, onset 0)	luso, reset	UXUUUU.UU	00 (see page	t 1034)	EDI	DATA							
								DATA							
USBEIFO1	5. type R/V	V. offset N	OSC. reset	0×0000 00	00 (see pag	e 1034)	LFI	11/1							
	-, -, po 141	., 5501 07	, 10001	-2000000	- 3 (000 pag	55-7	EPI	DATA							
								DATA							
USBDEVC	TL, type R	W, offset (0x060, rese	t 0x80 (see	page 1036))									
			•		<u> </u>			DEV	FSDEV	LSDEV	V	BUS	HOST	HOSTREQ	SESSION
USBTXFIF	OSZ, type	R/W, offse	t 0x062, res	set 0x00 (se	ee page 103	38)		1	1				1		
											DPB		S	IZE	
USBRXFIF	OSZ, type	R/W, offse	t 0x063, res	set 0x00 (s	ee page 103	38)									
											DPB		S	IZE	
USBTXFIF	OADD, typ	e R/W, offs	set 0x064, r	eset 0x000	00 (see page	1039)						•			
											ADDR				
USBRXFIF	OADD, typ	e R/W, offs	set 0x066, r	reset 0x000	00 (see page	e 1039)	-								
											ADDR				

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
USBCONT	ΓΙΜ, type R	/W, offset (0x07A, rese	t 0x5C (see	page 1040	0)									
									WT	CON			W	TID	
USBVPLE	N, type R/V	V, offset 0x	07B, reset	0x3C (see	page 1041)	1									
											VP	LEN			
USBFSEO	F, type R/V	V, offset 0x	07D, reset (0x77 (see p	age 1042)										
											FSE	OFG			
USBLSEO	F, type R/V	V, offset 0x	07E, reset (0x72 (see p	age 1043)										
											LSE	OFG			
USBTXFU	INCADDR0,	type R/W,	offset 0x08	30, reset 0x	(00 (see pag	ge 1044)									
			· · · · ·		•• /	1011)						ADDR			
USBTXFU	INCADDR1,	type R/W,	offset 0x08	38, reset 0>	(00 (see pa	ge 1044)						ADDD			
HERTYEH	INCADDD2	tupo P/M	offset 0x09	On recet Ox	/00 (see pa	ge 1044)						ADDR			
USB1XI U	MCADDINZ,	type K/vv,	Oliset uxus	o, reset o	oo (see pa	ge 1044)						ADDR			
USBTXFU	INCADDR3,	type R/W,	offset 0x09	98, reset 0x	(00 (see pa	ge 1044)						,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			
						,						ADDR			
USBTXFU	INCADDR4,	type R/W,	offset 0x0A	A0, reset 0	k00 (see pa	ige 1044)									
												ADDR			
USBTXFU	INCADDR5,	type R/W,	offset 0x0A	A8, reset 0	k00 (see pa	ige 1044)									
												ADDR			
USBTXFU	INCADDR6,	type R/W,	offset 0x0E	30, reset 0:	k00 (see pa	ige 1044)									
												ADDR			
USBTXFU	INCADDR7,	type R/W,	offset 0x0E	38, reset 0:	k00 (see pa	ige 1044)									
HODEVELL	NO ADDDO	D.04/	- 55 4 000	20	-00 /	4044)						ADDR			
OSBIXFO	INCADDR8,	, type R/vv,	offset 0x00	o, reset u	(see pa	ige 1044)						ADDR			
USBTYFU	INCADDR9	tyne R/W	offset 0x00	C8 reset 0	r00 (see na	ne 1044)						ADDIX			
002.7	,,	, су ро татт,	0.1001 0.00	20,100010	(000 pa	.90 .0 ,						ADDR			
USBTXFU	INCADDR1	0, type R/V	V, offset 0x0	DO, reset	0x00 (see p	age 1044)									
												ADDR			
USBTXFU	INCADDR1	1, type R/W	, offset 0x0	D8, reset (0x00 (see p	age 1044)									
												ADDR			
USBTXFU	INCADDR1	2, type R/V	V, offset 0x0	E0, reset (0x00 (see p	age 1044)									
												ADDR			
USBTXFU	INCADDR1	3, type R/V	V, offset 0x0	E8, reset (0x00 (see p	age 1044)									
		=				44						ADDR			
USBIXFU	INCADDR14	4, type R/V	V, offset 0x0	JFU, reset (uxuu (see pa	age 1044)						VDDD			
USBTYFII	INCADDR1	5. type R/M	V, offset 0x0)F8, reset ()x00 (see n	age 1044)						ADDR			
JUDINI U	OADDINI	-, type 144	., 511561 070	0, 163611	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	~gc 1044)						ADDR			
USBTXHU	JBADDR0. t	type R/W. o	offset 0x082	2, reset 0x0	0 (see page	e 1046)									
	-,-	'			, , , , , ,	/		MULTTRAN				ADDR			
USBTXHU	JBADDR1, t	type R/W, o	offset 0x08A	A, reset 0x(00 (see pag	e 1046)									
								MULTTRAN				ADDR			
USBTXHU	JBADDR2, t	ype R/W, o	offset 0x092	2, reset 0x0	(see page	e 1046)									
								MULTTRAN				ADDR			
USBTXHU	JBADDR3, t	type R/W, o	offset 0x09A	A, reset 0x(00 (see pag	e 1046)									
				_				MULTTRAN				ADDR			
USBTXHU	JBADDR4, t	type R/W, o	offset 0x0A2	2, reset 0x(00 (see pag	e 1046)									
HODEN	IDADESS:	P.047		A	00 /	4040		MULTTRAN				ADDR			
USBTXHU	JBADDR5, t	ype R/W, o	offset 0x0A	A, reset 0x	uu (see pag	je 1046)		MULTICAL				VDDD			
								MULTTRAN				ADDR			

								1							
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	7	6	21 5	20	19	18	17	16
			offset 0x0B2	l			0	,		5	4] 3	2	'	
OSBIANO	DADDINO, I	ype Krv, C	JIISEL UXUDA	z, reset ux	oo (see pag	e 1040)		MULTTRAN				ADDR			
USBTXHU	BADDR7. 1	vne R/W. o	offset 0x0B	A. reset 0x	00 (see pag	ne 1046)		mozi ii v				ADDIT			
		. , po , .	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	.,	(000 pag	,0 .0.0,		MULTTRAN				ADDR			
USBTXHU	BADDR8, t	ype R/W, o	offset 0x0C	2, reset 0x	00 (see pag	e 1046)		-							
		,,,		,		/		MULTTRAN				ADDR			
USBTXHU	BADDR9, t	type R/W, o	offset 0x0C	A, reset 0x	00 (see pag	ge 1046)									
								MULTTRAN				ADDR			
USBTXHU	BADDR10,	type R/W,	offset 0x0E	02, reset 0	x00 (see pa	ge 1046)									
								MULTTRAN				ADDR			
USBTXHU	BADDR11,	type R/W,	offset 0x0E	OA, reset 0	x00 (see pa	ige 1046)									
								MULTTRAN				ADDR			
USBTXHU	BADDR12,	type R/W,	offset 0x0E	E2, reset 0	x00 (see pa	ge 1046)									
								MULTTRAN				ADDR			
USBTXHU	BADDR13,	type R/W,	offset 0x0E	EA, reset 0	x00 (see pa	ige 1046)									
								MULTTRAN				ADDR			
USBTXHU	BADDR14,	type R/W,	offset 0x0F	-2, reset 0	xu0 (see pa	ge 1046)		MULTIDAY				ADDD			
HEBTYUU	BADDD45	tuno B/M	offset 0x0F	EA roost 0	v00 (coo ro	ge 1046)		MULTTRAN				ADDR			
USBIANU	BADDK15,	type R/vv,	onset uxur	-A, reset u	xuu (see pa	ge 1046)		MULTTRAN				ADDR			
IISRTYHII	IRPORTO +	vne P/W c	offset 0x083	reset five	10 (see page	1048)		WOLITION				ADDIX			
OODIANO	Di Okto, t	уре 1011, с	711361 02000	, 16361 020	(See page	3 1040)						PORT			
USBTXHU	BPORT1, t	ype R/W, c	offset 0x08E	3, reset 0x0	00 (see page	e 1048)									
				•		,						PORT			
USBTXHU	BPORT2, t	ype R/W, c	offset 0x093	, reset 0x0	00 (see page	e 1048)									
												PORT			
USBTXHU	BPORT3, t	ype R/W, c	offset 0x09E	3, reset 0x0	00 (see page	e 1048)									
												PORT			
USBTXHU	BPORT4, t	ype R/W, c	offset 0x0A3	3, reset 0x0	00 (see page	e 1048)									
												PORT			
USBTXHU	BPORT5, t	ype R/W, c	offset 0x0AE	B, reset 0x	00 (see pag	je 1048)									
												PORT			
USBTXHU	BPORT6, t	ype R/W, c	offset 0x0B3	3, reset 0x0	00 (see page	e 1048)									
HEDTYHU	IBBODT7 4	D/M -	offset 0x0BE	D ====================================	00 /222 222	1040						PORT			
USBIANU	BPURI7, t	ype R/vv, c	IISEL UXUDE	s, reset ux	oo (see pag	je 1046)						PORT			
USBTYHU	IRPORTS t	vne R/W o	offset 0x0C3	3 reset Oxí	00 (see nag	e 1048)						1 01(1			
		,, , .		,	. (pag	,						PORT			
USBTXHU	BPORT9, t	ype R/W, c	offset 0x0CE	B, reset 0x	00 (see pag	je 1048)									
		<u> </u>										PORT			
USBTXHU	BPORT10,	type R/W,	offset 0x0E	03, reset 0	x00 (see pag	ge 1048)		,							
												PORT			
USBTXHU	BPORT11,	type R/W,	offset 0x0D	B, reset 0	x00 (see pa	ge 1048)									
												PORT			
USBTXHU	BPORT12,	type R/W,	offset 0x0E	3, reset 0	k00 (see pa	ge 1048)									
												PORT			
USBTXHU	BPORT13,	type R/W,	offset 0x0E	B, reset 0	x00 (see pa	ge 1048)									
HOPEN		4 F	-#		-00 /	40.15						PORT			
USBTXHU	BPURT14,	type R/W,	offset 0x0F	-3, reset 0x	(uu (see pa	ge 1048)						DODT			
HEDTY	IBBODT45	tura Darr	-# 0:-C	'D ====4.0	w00 (a ::	ma 1010\						PORT			
OPRIXHO	DPUK I 15,	type R/W,	offset 0x0F	· p, reset 0	xuu (see pa	ge 1048)						PORT			
												FURI			

31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	7	22 6	21 5	20 4	19	18	17	16
			, offset 0x0				0	,		3	-			'	0
USBRAFU	INCADDRI	, type R/vv	, onset uxu	oc, reset u	xuu (see pa	ige 1050)						ADDR			
HERRYEI	INCADDD2	tuno P/M	, offset 0x0	94 rosot 0	v00 (see pa	ge 1050)						ADDR			
OSBKAI C	MOADDRZ	, type Krvv	, onset oxo	34, Teset 0	koo (see pa	ge 1030)						ADDR			
HEDDAEI	INCADDD2	tuno D/M	offeet OvO	0C roost 0	×00 (222 pg	200 1050\						ADDR			
USBKAFU	INCADDRS	, type K/VV	, offset 0x0	9C, reset u	xuu (see pa	ige 1050)						ADDD			
						1050)						ADDR			
USBKXFU	INCADDR4	, type R/vv	, offset 0x0	A4, reset u	xuu (see pa	ige 1050)						ADDD			
				••		1050)						ADDR			
USBRXFU	INCADDR5	, type R/W	, offset 0x0	AC, reset u	IXUU (see pa	age 1050)						4000			
												ADDR			
USBRXFU	JNCADDR6	, type R/W	, offset 0x0	B4, reset 0	x00 (see pa	age 1050)									
												ADDR			
USBRXFU	JNCADDR7	, type R/W	, offset 0x0	BC, reset 0	x00 (see pa	age 1050)									
												ADDR			
USBRXFU	JNCADDR8	, type R/W	, offset 0x0	C4, reset 0	x00 (see pa	age 1050)									
												ADDR			
USBRXFU	INCADDR9	, type R/W	, offset 0x0	CC, reset 0	x00 (see pa	age 1050)									
												ADDR			
USBRXFU	JNCADDR1	0, type R/V	V, offset 0x	0D4, reset	0x00 (see p	age 1050)									
												ADDR			
USBRXFU	JNCADDR1	1, type R/V	V, offset 0x	0DC, reset	0x00 (see p	page 1050)									
												ADDR			
USBRXFU	INCADDR1	2, type R/V	V, offset 0x	0E4, reset	0x00 (see p	age 1050)									
												ADDR			
USBRXFU	INCADDR1	3, type R/V	V, offset 0x	0EC, reset	0x00 (see p	page 1050)									
												ADDR			
USBRXFU	INCADDR1	4, type R/V	V, offset 0x	0F4, reset	0x00 (see p	age 1050)									
												ADDR			
USBRXFU	INCADDR1	5, type R/V	V, offset 0x	0FC, reset	0x00 (see p	page 1050)									
												ADDR			
USBRXHU	JBADDR1,	type R/W,	offset 0x08	E, reset 0x	00 (see pag	je 1052)									
								MULTTRAN				ADDR			
USBRXHU	JBADDR2,	type R/W,	offset 0x09	6, reset 0x(00 (see pag	e 1052)									
								MULTTRAN				ADDR			
USBRXHU	JBADDR3,	type R/W,	offset 0x09	E, reset 0x	00 (see pag	je 1052)									
								MULTTRAN				ADDR			
USBRXHU	JBADDR4,	type R/W,	offset 0x0A	6, reset 0x	00 (see pag	je 1052)									
								MULTTRAN				ADDR			
USBRXHU	JBADDR5,	type R/W,	offset 0x0A	E, reset 0x	00 (see pag	ge 1052)									
								MULTTRAN				ADDR			
USBRXHU	JBADDR6,	type R/W,	offset 0x0B	6, reset 0x	00 (see pag	je 1052)									
								MULTTRAN				ADDR			
USBRXHU	JBADDR7,	type R/W,	offset 0x0B	E, reset 0x	00 (see pag	ge 1052)									
								MULTTRAN				ADDR			
USBRXHU	JBADDR8,	type R/W,	offset 0x0C	6, reset 0x	00 (see pag	je 1052)									
								MULTTRAN				ADDR			
USBRXHU	JBADDR9,	type R/W,	offset 0x0C	E, reset 0x	00 (see pag	ge 1052)									
								MULTTRAN				ADDR			
USBRXHU	JBADDR10	, type R/W	, offset 0x0	D6, reset 0	x00 (see pa	ige 1052)									
								MULTTRAN				ADDR			
USBRXHU	JBADDR11	, type R/W,	, offset 0x0l	DE, reset 0	x00 (see pa	age 1052)									
								MULTTRAN				ADDR			

								T 1				T			
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	7	22 6	21 5	20 4	19	18	17	16 0
			, offset 0x0	1			0	,		3	4] 3	2		- 0
JODKARU	BADDK 12,	, type R/vv	, onset uxu	EG, Teset U	xuu (see pa	ige 1052)		MULTTRAN				ADDR			
ISBRYHII	IRADDR13	type P/W	, offset 0x0	FF reset 0	v00 (see no	age 1052)		WOEITIOUS				ADDIX			
JOBRAIIO	BADDK 13,	, type K/VV	, onset oxo	LL, reset o	XVV (See pa	age 1032)		MULTTRAN				ADDR			
ISBRYHII	IRADDR14	tyne R/W	, offset 0x0	F6 reset 0	v00 (see na	age 1052)		WOLITION				ADDIX			
OODIVAIIO	DADDIKIT,	, type law.	, onset oxo	1 0, 16361 0	NOO (SCC PE	igc 1002)		MULTTRAN				ADDR			
USBRYHU	IBADDR15	tyne R/W	, offset 0x0	FF reset 0	x00 (see na	age 1052)		WOEITION				, ABBIT			
CODITOTIO	DADDITTO,	, type latt	, onoce oxo		AGG (GCC PC	age 1002)		MULTTRAN				ADDR			
USBRXHU	JBPORT1. f	type R/W.	offset 0x08l	F. reset 0x0	00 (see pag	e 1054)						,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			
		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	. (9	,						PORT			
USBRXHU	JBPORT2. f	type R/W.	offset 0x09	7. reset 0x(00 (see pag	e 1054)									
		.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			(occ pag	0 .00 .,						PORT			
USBRXHU	JBPORT3. f	type R/W.	offset 0x09l	F. reset 0x0	00 (see pag	e 1054)									
		,		,	(***	,						PORT			
USBRXHU	JBPORT4, f	type R/W,	offset 0x0A	7, reset 0x	00 (see pag	je 1054)									
						· · ·						PORT			
USBRXHU	JBPORT5, f	type R/W,	offset 0x0A	.F, reset 0x/	00 (see pag	je 1054)									
						· · ·						PORT			
USBRXHU	JBPORT6, 1	type R/W,	offset 0x0B	7, reset 0x	00 (see pag	je 1054)									
												PORT			
USBRXHU	JBPORT7, t	type R/W,	offset 0x0B	F, reset 0x0	00 (see pag	je 1054)									
												PORT			
USBRXHU	IBPORT8, t	type R/W,	offset 0x0C	7, reset 0x	00 (see pag	je 1054)									
												PORT			
USBRXHU	BPORT9, t	type R/W,	offset 0x0C	F, reset 0x0	00 (see pag	je 1054)									
												PORT			
USBRXHU	JBPORT10,	, type R/W,	, offset 0x0l	D7, reset 0	x00 (see pa	ige 1054)									
												PORT			
USBRXHU	BPORT11,	type R/W,	, offset 0x0l	DF, reset 0>	k00 (see pa	ge 1054)									
												PORT			
USBRXHU	BPORT12,	type R/W,	, offset 0x0l	E7, reset 0x	x00 (see pa	ige 1054)									
												PORT			
USBRXHU	BPORT13,	, type R/W,	, offset 0x0l	EF, reset 0x	k00 (see pa	ge 1054)									
						1051)						PORT			
USBRAHU	BPURI14,	, type K/vv,	, offset 0x0l	F7, reset ux	kuu (see pa	ige 1054)						PORT			
HEDDVIII	IDDODT15	tuno B/M	, offset 0x0l	EE rooot 0	400 (222 pg	ao 10E4)						PORT			
OSBRAIIO	BFORTIS,	, type IVV,	, onset oxo	1,1656102	(see pa	ge 1034)						PORT			
USBTXMA	XP1. type	R/W. offse	et 0x110, res	set 0x0000	(see page 1	1056)						TORT			
	, ., po	, 51106	,196	1.22000	(see page	/				MAXLOAD					
USBTXMA	XP2, type	R/W, offse	t 0x120, res	set 0x0000	(see page 1	1056)									
	, -,, p.s.	,			,	/				MAXLOAD					
USBTXMA	XP3, type	R/W, offse	t 0x130, res	set 0x0000	(see page 1	1056)									
										MAXLOAD					
USBTXMA	XP4, type	R/W, offse	t 0x140, res	set 0x0000	(see page 1	1056)									
	-					-				MAXLOAD					
USBTXMA	XP5, type	R/W, offse	t 0x150, res	set 0x0000	(see page 1	1056)									
						-				MAXLOAD					
USBTXMA	XP6, type	R/W, offse	t 0x160, res	set 0x0000	(see page 1	1056)									
										MAXLOAD					
USBTXMA	XP7, type	R/W, offse	t 0x170, res	set 0x0000	(see page 1	1056)									
										MAXLOAD					
					-										

	1														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
USBTXM	IAXP8, type	R/W, offset	t 0x180, res	et 0x0000	(see page 1	056)									
										MAXLOAD					
USBTXM	IAXP9, type	R/W, offset	t 0x190, res	et 0x0000	(see page 1	056)									
										MAXLOAD					
USBTXM	IAXP10, type	e R/W, offs	et 0x1A0, re	eset 0x0000	(see page	1056)									
										MAXLOAD					
USBTXM	IAXP11, type	R/W, offse	et 0x1B0, re	eset 0x0000) (see page	1056)									
										MAXLOAD					
USBTXM	IAXP12, type	R/W, offs	et 0x1C0, re	eset 0x0000	(see page	1056)									
										MAXLOAD					
USBTXM	IAXP13, type	e R/W, offs	et 0x1D0, re	eset 0x0000	(see page	1056)									
										MAXLOAD					
USBTXM	IAXP14, type	R/W, offs	et 0x1E0, re	eset 0x0000	(see page	1056)									
										MAXLOAD					
USBTXM	IAXP15, type	e R/W, offs	et 0x1F0, re	eset 0x0000	(see page	1056)									
										MAXLOAD					
USBCSR	RL0, type W1	C, offset 0	x102, reset	0x00 (OTG	A / Host N	lode) (see	page 1058)								
								NAKTO	STATUS	REQPKT	ERROR	SETUP	STALLED	TXRDY	RXRDY
USBCSR	RL0, type W1	C, offset 0	x102, reset	0x00 (OTG	B / Device	Mode) (se	e page 105	8)							
								SETENDC	RXRDYC	STALL	SETEND	DATAEND	STALLED	TXRDY	RXRDY
USBCSR	RH0, type W1	IC, offset 0	x103, reset	0x00 (OTG	A / Host I	Mode) (see	page 1062)								
													DTWE	DT	FLUSH
USBCSR	RH0, type W1	IC, offset 0	x103, reset	0x00 (OTG	B / Device	Mode) (se	ee page 106	2)							
															FLUSH
USBCOL	JNT0, type R	O, offset 0	x108, reset	0x00 (see	page 1064)										
												COUNT			
USBTYP	E0, type R/V	V, offset 0x	10A, reset (0x00 (see p	age 1065)				1						
								SPE	EED						
USBNAK	(LMT, type R	Z/W, offset	0x10B, rese	et 0x00 (see	e page 1066	6)									
													NAKLMT		
USBTXC	SRL1, type	R/W, offset	0x112, res	et 0x00 (O1	ΓG A / Host	: Mode) (se	e page 106	7)							
								NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
USBTXC	SRL2, type	R/W, offset	0x122, res	et 0x00 (O	TG A / Hos	t Mode) (se	e page 106	7)							
	, , , , ,		•	•		, , ,		NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
USBTXC	SRL3, type	R/W, offset	0x132, res	et 0x00 (O	TG A / Hos	t Mode) (se	e page 106			I.		1			
	. 71	· · · · ·	,	.,,,,		, (3-	. •	NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
USBTXC	SRL4, type	R/W, offset	0x142. res	et 0x00 (O	TG A / Hos	t Mode) (se	e page 106						-		
	, 95-	,	,			, (30	, 320	NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
USBTXC	SRL5, type	R/W. offset	0x152 res	et 0x00 (O	TG A / Hos	Mode) (se	e page 106			,		1 . 20011		5.11	.,
		, 5501						NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
USBTYC	SRL6, type	R/W offeat	0x162 ree	et OxOO (O	TG A / Hoss	Mode) (se	e nage 106		J2.101	3	02.101	1 . 23011	2	5112	
SOBIAG	oneo, type	, 511361	UA 102, 185	C. 0.00 (O		inoue) (Se	c page 100	NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
HSBTVA	SDI 7 tune	P/M offort	0v172 ====	ot Ovon (O	TG A / Hard	Model (co	e nage 100		OLINDI	JIALLED	GLIUF	1 20011	LINION	I II ONE	ואוטו
JODIAC	SRL7, type	www, onset	VAITZ, TES	טאטט (U	I S A / HOS	woue) (Se	c page 106		CLEDT	STALLED	QETUD	ELLION	EDDOD	EIEONE	TYPDY
HEDTYO	CDI 0 4	DAN offers	0v400	ot 0v00 (CT	TC A / Uz=	Model (c-	o noge 100	NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
OSBIXC	SRL8, type	r./vv, omset	UX102, FES	et uxuu (O	I G A / HOS	. wioue) (Se	e page 106		CLEDT	CTALLED	CETUE	FILION	EDDOD	FIFONE	TVDDY
								NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
USBTXC	SRL9, type	K/W, offset	Ux192, res	et 0x00 (O	IG A / Hos	(se	e page 106					I			l
								NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
							000 0000 10	67)							
USBTXC	SRL10, type	R/W, offse	et 0x1A2, re	eset 0x00 (0	OTG A / Ho	st Mode) (s	see page 10								
USBTXC	SRL10, type	R/W, offse	et 0x1A2, re	eset 0x00 (0	OTG A / Ho	st Mode) (s	see page 10	NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
	SRL10, type		· · ·					NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
			· · ·					NAKTO			SETUP	FLUSH	ERROR	FIFONE	TXRDY

21	20	20	20	27	26	25	24	1 22	22	21	20	10	10	17	16
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	7	22 6	21 5	20 4	19 3	18	17	16 0
	SRL12, type							1						'	- 0
USB1XC.	SKL12, type	r IV VV, OIIS	6t 0x 102, 16	Set UXUU (t	OIG A7 III	st wode) (s	see page 1	NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
HERTYC	SRL13, type	D/W offer	ot 0v1D2 ro	sot 0×00 (OTG A / Ha	et Modo) (200 0200 1		CLINDI	STALLED	SETUF	1 10311	LIXIXOIX	THONE	TARDI
USB1XC.	SKE13, type	r IV VV, OIIS	6t 0x 1D2, 16	Set UXUU (OIG A7 III	st wode) (s	see page 1	NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
HEBTYC	CDI 44 from	D/M offer	-4.0-452		OTC A /IIa	at Mada) (s	1		CLRD1	STALLED	SETUP	FLUSH	ERROR	FIFONE	IARDI
USBIAC	SRL14, type	R/VV, OIIS	et ux1E2, re	set uxuu (C	JIG A / HO	st wode) (s	see page 11		CLDDT	CTALLED	CETUD	FLUCII	EDDOD	FIFONE	TVDDV
HODTYO	ODI 45 6	D04 -66-	-4.0-450		OTO A /III-	-4 841-> /-		NAKTO	CLRDT	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
USBIAC	SRL15, type	R/VV, OIIS	et ux1F2, re	set uxuu (C	JIG A / HO	st wode) (s	see page 10		CLRDT	CTALLED	CETUD	FLUCII	ERROR	FIFONE	TVDDV
HODTYO	ODI 4 4	DAN -#	. 0110	-4.000.(0)	TO D / D	MI-) (NAKTO	CLRD1	STALLED	SETUP	FLUSH	ERROR	FIFONE	TXRDY
USBIAC	SRL1, type	R/W, onsei	t ux112, res	et uxuu (O	IG B / Devi	ice wode) (see page 1	067)	CLDDT	CTALLED	CTALL	FLUCII	LINDDN	FIFONE	TVDDV
HEBTYC	CDI 2 from	DAN office	. 0422	-4 0×00 (0	TC D / Davi	ine Made) (1	067)	CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBIAC	SRL2, type	R/W, onsei	t ux122, res	et uxuu (O	IG B / Dev	ice wiode) (see page	1067)	CLDDT	CTALLED	CTALL	FLUCII	LINDDN	FIFONE	TVDDV
HODTYO	ODI 0 4	DAN - #	. 0 100	-4.000.40	TO D / D	1 01-) /		1007)	CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBIAC	SRL3, type	R/W, onsei	t ux132, res	et uxuu (O	IG B / Dev	ice wiode) (see page	1067)	CLDDT	CTALLED	CTALL	FLUCII	LINDDN	FIFONE	TVDDV
HODTYO	ODI 4 4	DAN -#	. 01.10	-4.000.(0)	TO D / D	10 1-) /		1007)	CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
OSDIXC	SRL4, type	r./vv, omset	LUX142, res	et uxuu (O	IG B / Dev	ice ivioae) (see page 1	007)	CLEDT	CTALLED	CTALL	ELLIGIT	LINIDDA	EIEONE	TVDDV
HERTYC	CDI 5 4	D/M -#- 1	10v150	at 0::00 (C)	TC P / D= 1	ion Madala	000 70 1	067)	CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
OPRIXC	SRL5, type	rt/VV, OTTSE	t UX152, res	et uxuu (O	IG B / Dev	ice Mode) (see page 1	007)	CLRDT	CTALLED	CTAI!	ELLICIT	LINDEN	EIEONE	TVDDV
HODTYO	0DI 0 4	DAN - #	. 0100	-4.000.40	TO D / D	1 01-) /		1007)	CLRDI	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBIXC	SRL6, type	R/VV, OTTSET	t ux162, res	et uxuu (O	IG B / Dev	ice Mode) (see page 1	1067)	CLDDT	CTALLED	CTALL	FLUCII	LINDDN	FIFONE	TYDDY
HODTYO	ODI 7. 4	DAN - #	. 0. 470	-4.000.40	TO D / D	1 01-) /		1007)	CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBIXC	SRL7, type	R/W, offset	t 0x1/2, res	et 0x00 (O	IG B / Dev	ice Mode) (see page 1	067)	OLDDI	OTALLED	OTALL	FLUOU	LINDDN	FIFONE	TVDDV
HODTYO	ODI 0 4	DAN - #	. 0100	-4.000.40	TO D / D	1 01-) /		1007)	CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBIXC	SRL8, type	R/VV, OTTSET	t ux182, res	et uxuu (O	IG B / Dev	ice Mode) (see page 1	1067)	OLDDI	OTALLED	OTALL	FLUOU	LINDDN	FIFONE	TVDDV
HODEVO	ODI 0. 4	DAN - #	. 0100	-4.000.40	TO D / D	BGl - \		1007)	CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBIXC	SRL9, type	R/VV, OTTSET	t ux192, res	et uxuu (O	IG B / Dev	ice Mode) (see page 1	1067)	OLDDI	OTALLED	OTALL	FLUOU	LINDDN	FIFONE	TVDDV
	001.40.4	Day 66					. ,	1007)	CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBIXC	SRL10, type	R/W, offse	et UX1A2, re	set uxuu (C	OIG B / De	vice Mode	(see page	1067)	OLDDT.	0741150	0.7411	F1.11011	LINDDN	FIEONE	TVDDV
	001444	D.14 65					. ,	1007)	CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBIXC	SRL11, type	R/W, offse	et UX1B2, re	set uxuu (C	DIG B / De	vice Mode)	(see page	1067)	OLDDI	0741150	0.7411	FLUGII	LINDDN	FIEONE	TVDDV
	001.40.4	Day 66						1007)	CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBIXC	SRL12, type	R/W, offse	et 0x1C2, re	set uxuu (C	OIG B / De	vice Mode	(see page	1067)	OLDDI	0741150	0.7411	F1.11011	LINDDN	FIEONE	TVDDV
	001.40.4	Day 66					. ,	1007)	CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBIXC	SRL13, type	R/W, offse	et 0x1D2, re	set uxuu (C	OIG B / De	vice Mode	(see page	1067)	OLDDT.	0741150	0.7411	F	LINDDN	FIEONIE	TVDDV
	001444	Day 66					,	1007)	CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBIXC	SRL14, type	e κ/vv, oπs	et ux1E2, re	set uxuu (C	DIG B / De	vice wode)	(see page	1067)	OLDDI	OTALLED	OTALL	FLUOU	LINDDN	FIFONE	TVDDV
	001454	Day 66					,	1007)	CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBIXC	SRL15, type	R/W, offse	et UX1F2, re	set uxuu (C	JIG B / De	vice Mode)	(see page	1067)	OLDDT.	0741150	0.7411	F1.11011	LINDDN	FIEONE	TVDDV
		D					400	70)	CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBIXC	SRH1, type	R/W, offse	t ux113, res	et uxuu (O	IG A / Hos	t Mode) (se	ee page 10			MODE	DMAEN	EDT	DMAMAOD	DTME	DT
		D					400	AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
OSBIXC	SRH2, type	K/W, offse	τ UX123, res	et ux00 (O	IG A / Hos	TIMODE) (SE	ee page 10			MODE	DMACN	EDT	DMANAGE	DTME	DT
HODEVO	ODUO :	DAN "	4.0400	-4.022./-	TO 4	488-234		AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
OPRIXC	SRH3, type	rt/vv, offse	ι υχ133, res	et uxuu (O	IG A / Hos	ι WIOCIE) (Se	e page 10			MODE	DMARTH	FD7	DMANAGE	DTM"	DT
HODEYC	CDU4 4	DAW - **	4.024.40	-4 002 (C	TC 4 / · ·	4 Ma -1 - 1 /		AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
OPRIXC	SRH4, type	rt/vv, offse	ι υχ143, res	et uxuu (O	IG A / Hos	tiviode) (se	ee page 10			MCDE	DMATT	FDT	D1441405	DTA'E	D.T.
								AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
USBTXC	SRH5, type	K/W, offse	t Ux153, res	et 0x00 (O	IG A / Hos	t Mode) (se	ee page 10				D144 = 11		D144::0=	DT:	
								AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
USBTXC	SRH6, type	R/W, offse	t 0x163, res	et 0x00 (O	TG A / Hos	t Mode) (se	ee page 10								
								AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
USBTXC	SRH7, type	R/W, offse	t 0x173, res	et 0x00 (O	TG A / Hos	t Mode) (se	ee page 10								
								AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
USBTXCS	RH8, type	R/W, offset	t 0x183, res	et 0x00 (O	TG A / Hos	t Mode) (se	e page 107	·							
								AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
USBTXCS	RH9, type	R/W, offset	t 0x193, res	et 0x00 (O	TG A / Hos	t Mode) (se	e page 107								
								AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
USBTXCS	RH10, type	R/W, offs	et 0x1A3, re	et 0x00 (0	OTG A / Ho	st Mode) (s	see page 1	072)							
								AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
USBTXCS	RH11, type	R/W, offse	et 0x1B3, re	set 0x00 (0	OTG A / Ho	st Mode) (s	see page 10	072)							
								AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
USBTXCS	RH12, type	R/W, offs	et 0x1C3, re	eset 0x00 (0	OTG A / Ho	st Mode) (s	see page 1	072)							
								AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
USBTXCS	RH13, type	R/W, offs	et 0x1D3, re	eset 0x00 (0	OTG A / Ho	st Mode) (s	see page 1	072)							
								AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
USBTXCS	RH14, type	R/W, offs	et 0x1E3, re	eset 0x00 (0	OTG A / Ho	st Mode) (s	see page 10	072)							
								AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
USBTXCS	RH15, type	R/W, offs	et 0x1F3, re	set 0x00 (C	TG A / Ho	st Mode) (s	see page 10	072)							
								AUTOSET		MODE	DMAEN	FDT	DMAMOD	DTWE	DT
USBTXCS	RH1, type	R/W, offset	t 0x113, res	et 0x00 (O	G B / Devi	ce Mode) (see page 1	072)							
								AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBTXCS	RH2, type	R/W, offset	t 0x123, res	et 0x00 (O	TG B / Dev	ce Mode) (see page 1	072)			'				
								AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBTXCS	RH3, type	R/W, offset	t 0x133, res	et 0x00 (O	ΓG B / Dev	ce Mode) (see page 1	072)							
								AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBTXCS	RH4, type	R/W, offset	t 0x143, res	et 0x00 (O	ΓG B / Dev	ce Mode) (see page 1	072)							
								AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBTXCS	RH5, type	R/W, offset	t 0x153, res	et 0x00 (O	ΓG B / Devi	ce Mode) (see page 1	072)							
								AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBTXCS	RH6, type	R/W, offset	t 0x163, res	et 0x00 (O	ΓG B / Devi	ce Mode) (see page 1	072)							
								AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBTXCS	RH7, type	R/W, offset	t 0x173, res	et 0x00 (O	ΓG B / Devi	ce Mode) (see page 1	072)							
								AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBTXCS	RH8, type	R/W. offset	t 0x183, res	et 0x00 (O	ΓG B / Devi	ce Mode) (see page 1	072)							
	, ., ,,	,				,	,	AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBTXCS	RH9. type	R/W. offset	t 0x193, res	et 0x00 (O	ΓG B / Dev	ce Mode) (see page 1				DIII ILI		5.02 0.005		
	, ., ,,	,						AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBTXCS	RH10. tvne	R/W. offs	et 0x1A3, re	eset 0x00 ((OTG B / Da	vice Mode	(see page			352			05		
	, ., po						page	AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBTYCS	RH11, type	R/W. offer	et 0x1B3, re	eset OxOO ((OTG R / Da	vice Mode)	(see page			552					
	, суре	, 51130	IDO, 16			moue)	,ooo page	AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBTYCS	RH12 type	R/W offer	et 0x1C3, re	eset Oyno //	OTG B / Do	vice Mode	(see nage			IVIODE	DIVIALIA	, ,,	DIVI UVIOD		
	, сурс	, 0113	J. J. 100, 10	5,00 (0			, tooc page	AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
HSBTYCS	PH13 fund	P/W offer	et 0x1D3, re	seet Ovon "	TG B / Da	vice Mode	(see page		100	IVIODE	DIVIALIN	וטו	DIVINIOD		
CODIACO	кпіз, туре	TAVV, OIIS	et ux ids, re	;561 0X00 (C	JIG B/DE	vice Wode)	(see page	AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
HEBTYCE	DU1/ 6/	D/M offe	et 0x1E3, re	ent Ovon "	TG P / D-	vice Med-	(600 5055		100	IVIODE	DIVIACIN	וטו	DIVINIOD		
CODIACS	кпін, туре	TAVV, OIIS	ei ux i⊑3, r€	iset uxuu (C	, G B / De	vice Wiode)	(see page		ISO	MODE	DMAEN	EDT	DMAMOD		
HEDTYCO	DU4F A	D/M -#-	ot 0v4F2		TC P / P-	vion Mad-1	(000 705	AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBIACS	KH10, type	rk/vv, Offs	et 0x1F3, re	set uxuu (C	JIG B / De	vice Mode)	(see page		100	MODE	DMACN	- FDT	DMANAOR		
HODDA		D/14'		-40 0	·	070		AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBRXMA	AXP1, type	R/W, offse	t 0x114, res	et 0x0000	see page 1	076)									
										MAXLOAD	1				
USBRXMA	AXP2, type	R/W, offse	t 0x124, res	et 0x0000	(see page '	1076)									
										MAXLOAD)				
USBRXMA	AXP3, type	R/W, offse	t 0x134, res	set 0x0000	(see page 1	1076)									
										MAXLOAD)				

04	20	00	00	0.7	00	0.5	0.4	00	00	04	00	10	40	47	10
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	6	21 5	20 4	19	18	17	16 0
	AXP4, type				-						-				
										MAXLOAD					
USBRXM	AXP5, type	R/W, offse	t 0x154, res	set 0x0000	(see page	1076)									
										MAXLOAD					
USBRXMA	AXP6, type	R/W, offse	t 0x164, res	set 0x0000	(see page	1076)				MAXLOAD					
USBRXMA	AXP7, type	R/W. offse	t 0x174, res	et 0x0000	(see page	1076)				WIAXLOAD					
		,			(MAXLOAD					
USBRXM	AXP8, type	R/W, offse	t 0x184, res	set 0x0000	(see page	1076)									
										MAXLOAD					
USBRXM	AXP9, type	R/W, offse	t 0x194, res	set 0x0000	(see page	1076)									
	AVD44	D. 0.4.4 6.5.				1070)				MAXLOAD					
USBRXMA	AXP10, typ	e R/W, offs	et UX1A4, re	eset uxuuu) (see pag	e 1076)				MAXLOAD					
USBRXMA	AXP11, type	R/W, offs	et 0x1B4, re	eset 0x000) (see page	e 1076)				WAKEOAD					
						<u> </u>				MAXLOAD					
USBRXM	AXP12, typ	e R/W, offs	et 0x1C4, r	eset 0x000	(see pag	e 1076)									
										MAXLOAD					
USBRXM	AXP13, typ	e R/W, offs	et 0x1D4, re	eset 0x000	(see pag	e 1076)									
HEDDAM	AXP14, typ	n D/M offe	ot 0v1E4 #		1 (000 000	1076)				MAXLOAD					
USBRAINIA	AAF 14, typ	e R/VV, OIIS	et ux 1E4, 10	Set uxuuu	(see page	3 1070)				MAXLOAD					
USBRXMA	AXP15, typ	e R/W, offs	et 0x1F4, re	eset 0x0000	(see page	e 1076)									
										MAXLOAD					
USBRXCS	SRL1, type	R/W, offset	t 0x116, res	et 0x00 (O	ΓG A / Hos	t Mode) (se	e page 107	8)							
								CLRDT	STALLED	REQPKT	FLUSH	DATAERR / NAKTO	ERROR	FULL	RXRDY
USBRXCS	SRL2, type	R/W, offset	t 0x126, res	et 0x00 (O	ΓG A / Hos	st Mode) (se	ee page 107	8)				1			
								CLRDT	STALLED	REQPKT	FLUSH	DATAERR / NAKTO	ERROR	FULL	RXRDY
USBRXCS	SRL3, type	R/W. offset	t 0x136. res	et 0x00 (O	ΓG A / Hos	t Mode) (se	ee page 107	8)				IVALCIO			
	, -,	,				, (- page : s	CLRDT	STALLED	REOPKT	FLUSH	DATAERR /	ERROR	FULL	RXRDY
		D					107		OTALLED	INEQLINI	1 20011	NAKTO	LINTOIN	- OLL	TOTAL
USBRXCS	SRL4, type	R/W, offset	t 0x146, res	et uxuu (O	IG A / Hos	st Mode) (Se	ee page 107					DATAERR /			
								CLRDT	STALLED	REQPKT	FLUSH	NAKTO	ERROR	FULL	RXRDY
USBRXCS	SRL5, type	R/W, offset	t 0x156, res	et 0x00 (O	ΓG A / Hos	st Mode) (se	ee page 107	8)				1			
								CLRDT	STALLED	REQPKT	FLUSH	DATAERR / NAKTO	ERROR	FULL	RXRDY
USBRXCS	SRL6, type	R/W, offset	t 0x166, res	et 0x00 (O	ΓG A / Hos	st Mode) (se	ee page 107	8)							
								CLRDT	STALLED	REQPKT	FLUSH	DATAERR / NAKTO	ERROR	FULL	RXRDY
USBRXCS	SRL7, type	R/W, offset	t 0x176, res	et 0x00 (O	ΓG A / Hos	st Mode) (se	ee page 107	8)				1			
				•				CLRDT	STALLED	REOPKT	FLUSH	DATAERR /	ERROR	FULL	RXRDY
HEBBYCE	2DI 0 4un-	D/M offer-	10v186 #c-	ot Oven (O	TG A / Uc-	t Mode\ /ss	no page 107			, ., .	30.1	NAKTO			
USBRAUS	orco, type	ravv, onse	. va 100, res	er oxoo (O	I G A / ROS	st woue) (Se	ee page 107	,	074/: ==	DE0.7:	FILLS	DATAERR /	EDESS	F	BV==:
								CLRDT	STALLED	KEQPKT	FLUSH	NAKTO	ERROR	FULL	RXRDY
USBRXCS	SRL9, type	R/W, offset	t 0x196, res	et 0x00 (O	ΓG A / Hos	st Mode) (se	ee page 107	8)				I			
								CLRDT	STALLED	REQPKT	FLUSH	DATAERR / NAKTO	ERROR	FULL	RXRDY
USBRXCS	SRL10, type	R/W, offs	et 0x1A6, re	eset 0x00 (OTG A / Ho	ost Mode) (see page 10	178)							
								CLRDT	STALLED	REQPKT	FLUSH	DATAERR / NAKTO	ERROR	FULL	RXRDY
												INAKIO			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SRL11, type			L				1					_	·	
	J. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.			, cor once (otouo, (occ page .	1			=	DATAERR /			
								CLRDT	STALLED	REQPKI	FLUSH	NAKTO	ERROR	FULL	RXRDY
USBRXCS	SRL12, type	R/W, offse	et 0x1C6, re	eset 0x00 (OTG A / Ho	st Mode) (see page 1	078)							
								CLRDT	STALLED	REQPKT	FLUSH	DATAERR / NAKTO	ERROR	FULL	RXRDY
HEBBYC	SRL13, type	D/M offer	ot 0v1D6 r/	neat Ov00 (OTG A / Ha	et Modo) (see page 1	078)				IVAICIO			
OSBICACO	SKE13, type	rav, onse	et ux ibu, it	3561 0200 (OIG A7110	st wode) (see page 1					DATAERR /			
								CLRDT	STALLED	REQPKT	FLUSH	NAKTO	ERROR	FULL	RXRDY
USBRXCS	SRL14, type	R/W, offse	et 0x1E6, re	eset 0x00 (OTG A / Ho	st Mode) (see page 1	078)							
								CLRDT	STALLED	REQPKT	FLUSH	DATAERR / NAKTO	ERROR	FULL	RXRDY
IISBRYCS	SRL15, type	P/W offer	ot Ov1E6 re	seet OvOO (OTG A / Ho	st Mode) (s	see nage 1	078)				IVARTO			
OSBRACE	SKE13, type	rav, onse	5t 0X 11 0, 16	Set UXUU (OIG A7110	st wode) (see page 11					DATAERR /			
								CLRDT	STALLED	REQPKT	FLUSH	NAKTO	ERROR	FULL	RXRDY
USBRXCS	SRL1, type	R/W, offset	t 0x116, res	et 0x00 (O	TG B / Devi	ce Mode)	(see page 1	1078)							
								CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
USBRXCS	SRL2, type	R/W, offset	t 0x126, res	et 0x00 (O	TG B / Dev	ice Mode)	(see page 1	1078)							
								CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
USBRXCS	SRL3, type	R/W, offset	t 0x136, res	et 0x00 (O	TG B / Dev	ice Mode)	(see page 1	1078)							
								CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
USBRXCS	SRL4, type	R/W, offset	t 0x146, res	et 0x00 (O	TG B / Dev	ice Mode)	(see page 1	1078)							
								CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
USBRXCS	SRL5, type	R/W, offset	t 0x156, res	et 0x00 (O	TG B / Dev	ice Mode)	(see page 1	· ·							
								CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
USBRXCS	SRL6, type	R/W, offset	t 0x166, res	et 0x00 (O	TG B / Dev	ice Mode)	(see page 1		T			I			T ==
								CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
USBRXCS	SRL7, type	R/W, offset	t 0x1/6, res	et uxuu (O	IGB/Dev	ice Mode)	(see page 1		OTALLED	OTALL	FLUOU	DATAEDD	OVED.	F	DVDDV
HODDYO	0DI 0 4	D04 - # 4	. 0100	-4.000./0	TO D / D		(CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
USBRACS	SRL8, type	R/W, offset	t ux186, res	et uxuu (O	IG B / Dev	ice wode)	(see page	CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
HEBBYC	SRL9, type	P/M offect	10v106 ros		TG B / Dovi	ico Modo)	(see page 1		STALLED	STALL	FLUSH	DAIAERK	OVER	FULL	KARDI
OSBRACE	SINES, type	IVV, Olisei	(UX 130, 163	et uxuu (O	IG B / Dev	ice wiode)	(see page	,	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
IISBBYCS	SRL10, type	P/W offer	ot Ov1A6 re	eet OvOO (OTG B / De	vice Mode) (see nage		OTALLED	OTALL	1 20011	DAIALINI	OVER	TOLL	TOTAL
OODINAO	onero, type	1011, 0113	5t 0x 1A0, 16	,361 0,00 (010 07 00	vice mode) (see page	CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
USBRXCS	SRL11, type	R/W. offse	et 0x1B6. re	eset 0x00 (OTG B / De	vice Mode) (see page								
		,		(, (p-g-	CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
USBRXCS	SRL12, type	R/W, offse	et 0x1C6, re	eset 0x00 (OTG B / De	vice Mode) (see page	1078)							
								CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
USBRXCS	SRL13, type	R/W, offse	et 0x1D6, re	eset 0x00 (OTG B / De	vice Mode) (see page	1078)							
								CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
USBRXCS	SRL14, type	R/W, offse	et 0x1E6, re	eset 0x00 (OTG B / De	vice Mode) (see page	1078)							
								CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
USBRXCS	SRL15, type	R/W, offse	et 0x1F6, re	set 0x00 (OTG B / De	vice Mode	(see page	1078)							
								CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
USBRXCS	SRH1, type	R/W, offse	t 0x117, res	et 0x00 (O	TG A / Hos	t Mode) (se	ee page 10	83)							_
								AUTOCL	AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
USBRXCS	SRH2, type	R/W, offse	t 0x127, res	set 0x00 (O	TG A / Hos	t Mode) (se	ee page 10	83)							
								AUTOCL	AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
USBRXCS	SRH3, type	R/W, offse	t 0x137, res	set 0x00 (O	TG A / Hos	t Mode) (se	ee page 10	83)							
								AUTOCL	AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
USBRXCS	SRH4, type	R/W, offse	t 0x147, res	set 0x00 (O	TG A / Hos	t Mode) (se	ee page 10	83)							
								AUTOCL	AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
USBRXCS	SRH5, type	R/W, offse	t 0x157, res	set 0x00 (O	TG A / Hos	t Mode) (se	ee page 10	83)							
								AUTOCL	AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
USBRXCS	SRH6, type	R/W, offse	t 0x167, res	set 0x00 (O	TG A / Hos	t Mode) (se	ee page 10	83)							
									AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
USBRXCS	SRH7, type	R/W, offse	t 0x177, res	set 0x00 (O	TG A / Hos	t Mode) (se	ee page 10								
									AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
USBRXCS	SRH8, type	R/W, offse	t 0x187, res	set 0x00 (O	TG A / Hos	t Mode) (Se	ee page 10		ALITORO	DMAEN	DIDEDD	DMANAOD	DTME	DT	
IISBBYC	SRH9, type	D/M offee	t 0v107 ros	at Ovon (O	TG A / Hos	t Mada\ (s	no nago 10	AUTOCL	AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
ооыклос	orario, type	1011, 01136	t 0x137,163	0000 (0	10 471103	t Wode) (3	cc page 10		AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
USBRXCS	SRH10, type	R/W, offs	et 0x1A7, re	eset 0x00 (OTG A / Ho	st Mode) (see page 1								
								,	AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
USBRXCS	SRH11, type	R/W, offs	et 0x1B7, re	eset 0x00 (OTG A / Ho	st Mode) (see page 1	083)							
								AUTOCL	AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
USBRXCS	SRH12, type	R/W, offs	et 0x1C7, re	eset 0x00 (OTG A / Ho	st Mode) (see page 1	083)							
								AUTOCL	AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
USBRXCS	SRH13, type	R/W, offs	et 0x1D7, re	eset 0x00 (OTG A / Ho	st Mode) (see page 1	083)							
									AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
USBRXCS	SRH14, type	R/W, offs	et 0x1E7, re	eset 0x00 (OTG A / Ho	st Mode) (see page 1					I			
IODDVO		D. 44 . 65			~~~				AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
JSBRXCS	SRH15, type	R/W, OTTS	et ux1F7, re	eset uxuu (OIG A/Ho	st Mode) (see page 1	· ·	AUTORQ	DMAEN	PIDERR	DMAMOD	DTWE	DT	
USBRXCS	SRH1, type	R/W. offse	t 0x117. res	set 0x00 (O	TG B / Dev	ice Mode)	(see page		AUTONO	DIVIALIN	FIDERIX	DIVIAIVIOD	DIVVL	Di	
оовнис	orari, type	1011, 01100	C 0X 117, 100	00,000 (0	1007001	ice inicae,	(occ page		100	5144511	DISNYET /				
								AUTOCL	ISO	DMAEN	PIDERR	DMAMOD			
USBRXCS	SRH2, type	R/W, offse	t 0x127, res	set 0x00 (O	TG B / Dev	ice Mode)	(see page	1083)							
								AUTOCL	ISO	DMAEN	DISNYET / PIDERR	DMAMOD			
USBRXCS	SRH3, type	R/W, offse	t 0x137, res	set 0x00 (O	TG B / Dev	ice Mode)	(see page	1083)							
								AUTOCL	ISO	DMAEN	DISNYET /	DMAMOD			
HODDYO	DIII 4	D/M -#	4.0-4.47		TO D / D		/				PIDERR				
USBRACS	SRH4, type	R/W, offse	t ux147, res	set uxuu (O	IG B / Dev	ice wode)	(see page				DISNYET /				
								AUTOCL	ISO	DMAEN	PIDERR	DMAMOD			
USBRXCS	SRH5, type	R/W, offse	t 0x157, res	set 0x00 (O	TG B / Dev	ice Mode)	(see page	1083)							
								AUTOCL	ISO	DMAEN	DISNYET / PIDERR	DMAMOD			
USBRXCS	SRH6, type	R/W. offse	t 0x167. res	set 0x00 (O	TG B / Dev	ice Mode)	(see page	1083)			riberat				
	, 31	,				,	(100	DMAEN	DISNYET /	DMAMOD			
								AUTOCL	ISO	DMAEN	PIDERR	DMAMOD			
USBRXCS	SRH7, type	R/W, offse	t 0x177, res	set 0x00 (O	TG B / Dev	ice Mode)	(see page	1083)			I				
								AUTOCL	ISO	DMAEN	DISNYET / PIDERR	DMAMOD			
USBRXCS	SRH8, type	R/W, offse	t 0x187, res	set 0x00 (O	TG B / Dev	ice Mode)	(see page	1083)							
								AUTOCL	ISO	DMAEN	DISNYET /	DMAMOD			
USBRYCS	SRH9, type	R/W offer	t 0x197 ros	set Oynn /O	TG B / Dev	ice Mode\	(see nage				PIDERR				
CODINACI	o.u.o, type	, 01136	. 57.157, 168	.c. 0.00 (O	. 5 5 / 560	ice mode)	tocc hage	1			DISNYET /				
								AUTOCL	ISO	DMAEN	PIDERR	DMAMOD			
JSBRXCS	SRH10, type	R/W, offs	et 0x1A7, re	eset 0x00 (OTG B / De	vice Mode) (see page	e 1083)							
								AUTOCL	ISO	DMAEN	DISNYET / PIDERR	DMAMOD			
JSBRXCS	SRH11, type	R/W. offs	et 0x1B7. re	eset 0x00 (OTG B / De	vice Mode) (see page	e 1083)							
	, ., p.	, ••					, (pag	1	160	DMACN	DISNYET /	DMANAOR			
								AUTOCL	ISO	DMAEN	PIDERR	DMAMOD			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ISBRXCS	RH12, type	e R/W, offs	et 0x1C7, re	eset 0x00 (OTG B / De	vice Mode) (see page	1083)		1		1			
								AUTOCL	ISO	DMAEN	DISNYET /	DMAMOD			
								AUTOCL	130	DIVIAEIN	PIDERR	DIVIAIVIOD			
SBRXCS	RH13, type	e R/W, offs	et 0x1D7, r	eset 0x00 (OTG B / De	vice Mode) (see page	1083)							
								AUTOCL	ISO	DMAEN	DISNYET / PIDERR	DMAMOD			
ISBBACS	:DU14 type	o D/M offe	et 0x1E7, re	neat OvOO (OTG B / Do	vice Mede) (see page	1083)			TIBERIX				
JOBRACO	ikiii4, typi	e RAVV, OHS	et ux illi, it	eset oxoo (OIG B/De	vice would) (see page				DISNYET /				
								AUTOCL	ISO	DMAEN	PIDERR	DMAMOD			
JSBRXCS	RH15, type	e R/W, offs	et 0x1F7, re	eset 0x00 (OTG B / De	vice Mode) (see page	1083)							
								AUTOCL	ISO	DMAEN	DISNYET /	DMAMOD			
					,						PIDERR				
JSBRXCO	OUNT1, typ	e RO, offse	et 0x118, re	set 0x0000	(see page	1088)									
									COUNT						
JSBRXCO	OUNT2, typ	e RO, offse	et 0x128, re	set 0x0000	(see page	1088)									
									COUNT						
JSBRXCO	OUNT3, typ	e RO, offse	et 0x138, re	set 0x0000	(see page	1088)									
									COUNT						
JSBRXCO	OUNT4, typ	e RO, offse	et 0x148, re	set 0x0000	(see page	1088)									
									COUNT						
JSBRXCO	OUNT5, typ	e RO, offse	et 0x158, re	set 0x0000	(see page	1088)									
									COUNT						
JSBRXCO	OUNT6, typ	e RO, offse	et 0x168, re	set 0x0000	(see page	1088)									
									COUNT						
JSBRXCO	OUNT7, typ	e RO, offse	et 0x178, re	set 0x0000	(see page	1088)									
									COUNT						
JSBRXCO	OUNT8, typ	e RO, offse	et 0x188, re	set 0x0000	(see page	1088)									
									COUNT						
JSBRXCO	OUNT9, typ	e RO, offse	et 0x198, re	set 0x0000	(see page	1088)									
									COUNT						
JSBRXCO	UNT10, ty	pe RO, offs	set 0x1A8, ı	reset 0x000	00 (see page	e 1088)									
									COUNT						
JSBRXCO	OUNT11, ty	pe RO, offs	set 0x1B8, r	reset 0x000	00 (see page	e 1088)									
									COUNT						
JSBRXCO	UNT12, ty	pe RO, offs	set 0x1C8, ı	reset 0x000	00 (see page	e 1088)									
									COUNT						
USBRXCO	OUNT13, ty	pe RO, offs	set 0x1D8, ı	reset 0x000	00 (see page	e 1088)									
									COUNT						
USBRXCO	OUNT14, ty	pe RO, offs	set 0x1E8, r	reset 0x000	00 (see page	e 1088)									
									COUNT						
USBRXCO	OUNT15, ty	pe RO, offs	set 0x1F8, r	eset 0x000	0 (see page	e 1088)									
									COUNT						
USBTXTY	PE1, type I	R/W, offset	0x11A, res	et 0x00 (se	e page 109	0)									
								SPE	ED	PRO	ОТС		Т	EP	
JSBTXTY	PE2, type I	R/W, offset	0x12A, res	et 0x00 (se	e page 109	0)									
								SPE	EED	PRO	ОТС		Т	EP	
JSBTXTY	PE3, type I	R/W, offset	0x13A, res	et 0x00 (se	e page 109	0)									
								SPE	ED	PRO	ОТО		Т	EP	
JSBTXTY	PE4, type I	R/W, offset	0x14A, res	et 0x00 (se	e page 109	0)									
								SPE	EED	PRO	ОТО		Т	EP	
USBTXTYF	PE5, type I	R/W, offset	0x15A, res	et 0x00 (se	e page 109	0)									
								SPE	EED	PRO	ОТО		T	EP	

0.4	- 00	00	00	0.7	00	0.5	0.4	1 00	00	04	00	10	40	47	40
31 15	30 14	29 13	28 12	27	26 10	25 9	24 8	23	6	21 5	20	19	18	17	16 0
				l	_	_	0		0	3	4			'	0
USBIXIY	YPE6, type I	R/W, ottset	UX16A, res	set uxuu (se	ee page 10s	10)		0.00			0.70				
						-0)		SPE	EED	PR	ОТО		Į.	EP	
USBIXIY	YPE7, type I	R/W, offset	t ux1/A, res	set uxuu (se	ee page 108	10)		ODI		DD	0.00			ED.	
HEBTYTY	VDE0 topo I	DAN offers	1 Ov 40 A			10)		571	EED	PR	ОТО		ı.	EP	
USBIXIY	YPE8, type I	R/W, offset	t ux18A, res	set uxuu (se	ee page 108	10)		ODI		DD	0.00				
						-0)		SPI	EED	PR	ОТО		- 1	EP	
USBIXIY	YPE9, type I	R/W, offset	t UX19A, res	set uxuu (se	e page 109	10)		0.00			0.70				
	·	D				200		SPI	EED	PR	ОТО		- 1	EP	
USBIXIY	YPE10, type	R/W, Offse	et UX1AA, re	eset uxuu (s	see page 10	190)		0.00			0.70				
		D						SPI	EED	PR	ОТО		- 1	EP	
USBIXIY	YPE11, type	R/W, offse	et UX1BA, re	eset uxuu (s	see page 10	190)		0.00			0.70				
HODTYTY	VDE40 +	D/M - 65-				200)		SPI	EED	PR	ОТО		I	EP	
USBIXIY	YPE12, type	R/W, Oπs	et ux1CA, re	eset uxuu (s	see page 10	190)		ODI		DD	0.00			ED.	
HEPTYTY	VDE42 4	D/M c#-	of 0v4D4	neat flynn /	200 2002 44	200)		SPI	EED	PR	ОТО		- !	EP	
USDIAIY	YPE13, type	ravy, ons	et ux i DA, Fe	eset uxuu (S	see page 10	Jau)		enr	EED	DD	ОТО		-	EP	
IISBTYTY	VDE14 tuno	P/W offer	ot 0v1EA ==	seat Ovan /	See nage 10	190)		SPI		PR	010		<u>'</u>	LF	
JJDIAIY	YPE14, type	AVV, OHS	ot ux IEA, re	SSEL UXUU (S	see page 10	,30)		en.	ED	DD	ОТО		т	EP	
HERTYTY	YPE15, type	D/M offer	ot Ov1EA ro	seat OvOO (s	200 0200 10	100)		- GF L		FIX	.010		<u>'</u>	Lr	
2021711	10, type		va 11 M, 16	UAUU (S	oc page 10	,		SDI	EED	PP	ОТО		т	EP	
LISBTYIN	ITERVAL1, t	tyne R/W (offset Ox11F	R reset flyf	n (see nag	<u>1092)</u>		011		110			•		
OODIAIN	TERVALI, C	type rate, c	JIIJEL UX I I L	J, 16361 0X0	(see pag	0 1032)					TXPOLL	/ NAKLMT			
LISBTYIN	ITERVAL2, t	tyne R/W (offset Ox12F	R reset Oxi	n (see nag	e 1092)					1741 OLL	710 (()			
CODIANT	TEITOTEE, C	.ypc 1011, (51150t 0x 121	5, 1000t 0x0	(occ pag	C 1002)					TXPOLL	/ NAKLMT			
USBTXIN	ITERVAL3, t	type R/W. o	offset 0x13F	3. reset 0x0	00 (see pag	e 1092)					., 022	7.10.0.02.001			
		.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	J	_,	(occ pag	0 .002)					TXPOLL	/ NAKLMT			
USBTXIN	ITERVAL4, t	type R/W. o	offset 0x14E	3. reset 0x0	00 (see pag	e 1092)									
		,		,	(,					TXPOLL	/ NAKLMT			
USBTXIN	ITERVAL5, t	type R/W, o	offset 0x15E	B, reset 0x0	00 (see pag	e 1092)									
		•				· · · ·					TXPOLL	/ NAKLMT			
USBTXIN	ITERVAL6, t	type R/W, o	offset 0x16E	3, reset 0x0	00 (see pag	e 1092)									
											TXPOLL	/ NAKLMT			
USBTXIN	ITERVAL7, t	type R/W, o	offset 0x17E	B, reset 0x0	00 (see pag	e 1092)									
											TXPOLL	/ NAKLMT			
USBTXIN	ITERVAL8, t	type R/W, o	offset 0x18E	B, reset 0x0	00 (see pag	e 1092)		1							
											TXPOLL	/ NAKLMT			
USBTXIN	ITERVAL9, t	type R/W, o	offset 0x19E	3, reset 0x0	00 (see pag	e 1092)									
											TXPOLL	/ NAKLMT			
USBTXIN	ITERVAL10,	type R/W,	offset 0x1A	AB, reset 0	x00 (see pa	ge 1092)									
											TXPOLL	/ NAKLMT			
USBTXIN	ITERVAL11,	type R/W,	offset 0x1E	3B, reset 0	k00 (see pa	ge 1092)									
											TXPOLL	/ NAKLMT			
USBTXIN	ITERVAL12,	type R/W,	offset 0x10	CB, reset 0	x00 (see pa	ge 1092)									
											TXPOLL	/ NAKLMT			
USBTXIN	ITERVAL13,	type R/W,	offset 0x10	DB, reset 0:	x00 (see pa	ge 1092)									
											TXPOLL	/ NAKLMT			
USBTXIN	ITERVAL14,	type R/W,	offset 0x1E	EB, reset 0	k00 (see pa	ge 1092)									
											TXPOLL	/ NAKLMT			
USBTXIN	ITERVAL15,	type R/W,	offset 0x1F	B, reset 0x	(00 (see pa	ge 1092)									
											TXPOLL	/ NAKLMT			
USBRXTY	YPE1, type	R/W, offse	t 0x11C, res	set 0x00 (se	ee page 109	94)									
								SPI	EED	PR	ОТО		Т	EP	

04	- 00	00	- 00	07	00	0.5	0.4	1 00	00	04	00	10	40	47	10
31 15	30 14	29 13	28 12	27	26 10	25 9	24 8	7	6	21 5	20	19	18	17	16
				l			0		0	3	4	3		'	
USBKXII	YPE2, type	R/W, offse	t ux12C, res	set uxuu (se	ee page 10s	94)		ODI		DD	0.70		_	ED.	
		D.11. 65			400			SPI	EED	PR	ОТО		J	EP	
USBRXII	YPE3, type	R/VV, OTISE	t ux13C, res	set uxuu (se	ee page 10s	94)		ODI		DD	0.00				
		D.11. 65			400			SPI	EED	PR	ОТО		<u>'</u>	EP	
USBRXTY	YPE4, type	R/W, offse	t 0x14C, res	set 0x00 (se	ee page 109	94)									
								SPI	EED	PR	ОТО		ı	EP	
USBRXTY	YPE5, type	R/W, offse	t 0x15C, res	set 0x00 (se	ee page 109	94)									
								SPI	EED	PR	ОТО		Т	EP	
USBRXTY	YPE6, type	R/W, offse	t 0x16C, res	set 0x00 (se	ee page 109	94)									
								SPI	EED	PR	ОТО		Т	EP	
USBRXTY	YPE7, type	R/W, offse	t 0x17C, res	set 0x00 (se	ee page 109	94)									
								SPE	EED	PR	ОТО		Т	EP	
USBRXTY	YPE8, type	R/W, offse	t 0x18C, res	set 0x00 (se	ee page 109	94)									
								SPE	EED	PR	ОТО		Т	EP	
USBRXT	YPE9, type	R/W, offse	t 0x19C, res	set 0x00 (se	ee page 109	94)									
								SPE	EED	PR	ОТО		Т	EP	
USBRXT	YPE10, type	R/W, offs	et 0x1AC, re	eset 0x00 (see page 1	094)									
								SPE	EED	PR	ОТО		Т	EP	
USBRXT	YPE11, type	R/W, offs	et 0x1BC, re	eset 0x00 (see page 1	094)									
								SPE	EED	PR	ОТО		Т	EP	
USBRXTY	YPE12, type	R/W, offs	et 0x1CC, re	eset 0x00 (see page 1	094)									
								SPE	ED	PR	ОТО		Т	EP	
USBRXTY	YPE13, type	R/W, offs	et 0x1DC, re	eset 0x00 (see page 1	094)									
								SPE	ED	PR	ОТО		Т	EP	
USBRXTY	YPE14, type	R/W, offs	et 0x1EC, re	eset 0x00 (see page 1	094)									
								SPE	EED	PR	ОТО		Т	EP	
USBRXT	YPE15, type	R/W, offs	et 0x1FC, re	eset 0x00 (see page 10	094)									
								SPE	ED	PR	ОТО		Т	EP	
USBRXIN	NTERVAL1, 1	type R/W,	offset 0x11I	D, reset 0x0	00 (see pag	e 1096)									
											TXPOLL	/ NAKLMT			
USBRXIN	NTERVAL2, 1	type R/W,	offset 0x12l	D, reset 0x0	00 (see pag	e 1096)									
											TXPOLL	/ NAKLMT			
USBRXIN	NTERVAL3, 1	type R/W,	offset 0x13I	D, reset 0x0	00 (see pag	e 1096)									
											TXPOLL	/ NAKLMT			
USBRXIN	NTERVAL4, 1	type R/W,	offset 0x14I	D, reset 0x0	00 (see pag	e 1096)									
											TXPOLL	/ NAKLMT			
USBRXIN	NTERVAL5, 1	type R/W,	offset 0x15l	D, reset 0x0	00 (see pag	e 1096)									
											TXPOLL	/ NAKLMT			
USBRXIN	NTERVAL6, 1	type R/W,	offset 0x16l	D, reset 0x0	00 (see pag	e 1096)									
											TXPOLL	/ NAKLMT			
USBRXIN	NTERVAL7, 1	type R/W,	offset 0x17I	D, reset 0x0	00 (see pag	e 1096)									
											TXPOLL	/ NAKLMT			
USBRXIN	NTERVAL8, 1	type R/W,	offset 0x18l	D, reset 0x0	00 (see pag	e 1096)									
											TXPOLL	/ NAKLMT			
USBRXIN	NTERVAL9, 1	type R/W,	offset 0x19I	D, reset 0x0	00 (see pag	e 1096)									
											TXPOLL	/ NAKLMT			
USBRXIN	NTERVAL10,	, type R/W	, offset 0x1/	AD, reset 0	x00 (see pa	age 1096)									
											TXPOLL	/ NAKLMT			
USBRXIN	NTERVAL11,	, type R/W,	, offset 0x1E	BD, reset 0	x00 (see pa	ige 1096)									
											TXPOLL	/ NAKLMT			
USBRXIN	NTERVAL12,	, type R/W	, offset 0x10	CD, reset 0	x00 (see pa	age 1096)									
											TXPOLL	/ NAKLMT			

	T														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
USBRXIN	TERVAL13,	type R/W,	offset 0x1I	DD, reset 0	x00 (see pa	age 1096)									
											TXPOLL /	NAKLMT			
USBRXIN	TERVAL14,	type R/W,	offset 0x1I	ED, reset 0	x00 (see pa	ige 1096)									
											TXPOLL /	NAKLMT			
USBRXIN	TERVAL15,	type R/W,	offset 0x1l	D, reset 0	x00 (see pa	ige 1096)									
											TXPOLL /	NAKLMT			
USBRQP	KTCOUNT1	, type R/W	, offset 0x3	04, reset 0:	x0000 (see	page 1098)									
							СО	UNT							
USBRQP	KTCOUNT2	, type R/W	, offset 0x3	08, reset 0:	x0000 (see	page 1098)									
							СО	UNT							
USBRQP	KTCOUNT3	, type R/W	, offset 0x3	0C, reset 0	x0000 (see	page 1098)									
							СО	UNT							
USBRQP	KTCOUNT4	, type R/W	, offset 0x3	10, reset 0:	x0000 (see	page 1098)								-	
							СО	UNT							
USBRQP	KTCOUNT5	, type R/W	, offset 0x3	14, reset 0:	x0000 (see	page 1098)									
							СО	UNT							
USBRQP	KTCOUNT6	, type R/W	, offset 0x3	18, reset 0:	x0000 (see	page 1098)									
							СО	UNT							
USBRQP	KTCOUNT7	, type R/W	, offset 0x3	1C, reset 0	x0000 (see	page 1098)									
							СО	UNT							
USBRQP	KTCOUNT8	, type R/W	, offset 0x3	20, reset 0:	x0000 (see	page 1098)									
							СО	UNT							
USBRQP	KTCOUNT9	, type R/W	, offset 0x3	24, reset 0:	x0000 (see	page 1098)									
							СО	UNT							
USBRQP	KTCOUNT1	0, type R/V	V, offset 0x	328, reset /	0x0000 (se	e page 1098)								
								UNT							
USBRQP	KTCOUNT1	1, type R/V	V, offset 0x	32C, reset	0x0000 (se	e page 1098	()								
		<i>, ,</i> ,	·		,			UNT							
USBRQP	KTCOUNT1	2. type R/V	V. offset 0x	330. reset	0x0000 (se	e page 1098)								
					•			UNT							
USBRQP	KTCOUNT1	3. type R/V	V. offset 0x	334. reset	0x0000 (se	e page 1098									
		-, -, -,	-,			- 9		UNT							
USBROPE	KTCOUNT1	4. type R/V	V. offset 0x	338. reset	0x0000 (se	e page 1098									
		., ., po	.,		<i>-</i> 2,0000 (00)	pago .ooo		UNT							
USBROPE	KTCOUNT1	5. type R/V	V. offset 0x	33C. reset	0x0000 (se	e page 1098									
		-, ., po 141	.,	,		- pago 1000		UNT							
USBRYDE	PKTRUFDIS	S. type R/M	l. offset fly?	40, reset f	x0000 (see	page 1100)									
EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8	EP7	EP6	EP5	EP4	EP3	EP2	EP1	
						page 1102)							2		
EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8	EP7	EP6	EP5	EP4	EP3	EP2	EP1	
	type R/W,											_13	L1 Z		
JUBERU,	ype mvv,	J.1351 UX4U	o, reset ux	,555.0000 ((occ page I	.0-7)									
						PFLT	ACT		PFITAFN	PFLTSEN	PFITEN		EPENDE	FI	PEN
USBERCE	RIS, type R), offset (h	(404 reset	0×0000 000	00 (see nag					LICEN					
CODEFOR	, type Kt	o, onset 07	, 1036l		(SCE pay	5 1107)									
															PF
USBERCH	M, type R/V	V offeet no	408 reset	0×0000 000	0 (see nage	2 1108)									
JUDEFUI	iii, type R/V	, onset ux	-Jo, reset (,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	(see pagi	1100)									
															PF
HEBERON	SC, type R/	W offeet	×400 ====	t 0×0000 04	000 (600 50	ge 1100\									FI
USBEPUI	Jo, type R/	vv, onset u	A4UC, rese		oo (see pa	96 (108)									
															DE
															PF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
USBDRRI	S, type RO,	offset 0x4	110, reset 0:	x0000.0000	(see page	1110)		1				1			
															RESUMI
USBDRIM	, type R/W,	offset 0x4	14, reset 0	(0000.0000	(see page	1111)						•			
															RESUMI
USBDRIS	C, type W10	C, offset 0	x418, reset	0x0000.000	00 (see pag	e 1112)									
															RESUME
USBGPCS	s, type R/W,	offset 0x4	11C, reset 0	×0000.000	1 (see page	1113)									
														DEVMODOTG	DEVMO
USBVDC,	type R/W, o	offset 0x43	0, reset 0x	0000.0000 ((see page 1	114)						1			
															VBDEN
USBVDCR	RIS, type RC), offset 0)	(434, reset	0x0000.000	00 (see pag	e 1115)									
															\/5
			100			1110)									VD
OSBADCII	M, type R/W	, oπset 0x	438, reset	UXUUUO.000	u (see page	1116)									
															VD
HERVIDOR	60 turns D/	N offers 0	1×420 ×222	1 00000 00	200 (222 22	~ 1117\									VD
OSBADCI	SC, type R/	vv, onset u	x43C, rese	UXUUUU.UU	(see pa	ge III7)									
															VD
I I S BI I V BI	IS, type RO	offeet Ov	144 reset (×0000 000) (see page	1118\									VD
OSBIDVKI	is, type NO	, onset ux-	144, 16561 0		(see page	1110)									
															ID
USBIDVIM	I, type R/W,	offset 0x4	148. reset 0	×0000.0000) (see page	1119)									
	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		,		(ccc page	,									
															ID
USBIDVIS	C, type R/W	/1C, offset	t 0x44C, res	et 0x0000.	0000 (see p	age 1120)									
		<u> </u>	<u> </u>			,									
															ID
USBDMAS	SEL, type R	/W, offset	0x450, rese	t 0x0033.2	211 (see pa	ige 1121)					-				
									DM	ACTX			DM.	ACRX	
	DMA	втх			DMA	BRX			DM	AATX			DM	AARX	
Analog	Compar	ators													
Base 0x4	1003.C000														
ACMIS, ty	pe R/W1C,	offset 0x0	00, reset 0x	0000.0000	(see page	1129)									
													IN2	IN1	IN0
ACRIS, ty	pe RO, offs	et 0x004, r	eset 0x000	0.0000 (see	e page 1130))									
													IN2	IN1	IN0
ACINTEN,	type R/W,	offset 0x00	08, reset 0x	0000.0000	(see page 1	131)									
													IN2	IN1	IN0
ACREFCT	L, type R/W	/, offset 0x	(010, reset	0x0000.000	0 (see page	1132)									
						EN	RNG						V	REF	
ACSTAT0,	type RO, o	ffset 0x02	0, reset 0x(0000.0000 (see page 1	133)									
														6,	
														OVAL	

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ACSTAT1,	type RO, c	offset 0x040), reset 0x0	000.0000 (see page 1	133)									
														OVAL	
ACSTAT2,	type RO, c	offset 0x060), reset 0x0	000.0000 (see page 1	133)		•							
														OVAL	
ACCTL0, t	type R/W, o	ffset 0x024	, reset 0x0	000.0000 (s	see page 11	134)		•							
				TOEN	ASF	RCP		TSLVAL	TS	EN	ISLVAL	IS	EN	CINV	
ACCTL1, t	type R/W, o	ffset 0x044	, reset 0x0	000.0000 (s	see page 11	134)									
				TOEN	ASF	RCP		TSLVAL	TS	EN	ISLVAL	IS	EN	CINV	
ACCTL2, t	type R/W, o	ffset 0x064	, reset 0x0	000.0000 (s	see page 11	134)									
				TOEN	ASF	RCP		TSLVAL	TS	EN	ISLVAL	IS	EN	CINV	

B Ordering and Contact Information

B.1 Ordering Information




Table B-1. Part Ordering Information

Orderable Part Number	Description
LM3S9790-IQC80-C5	Stellaris® LM3S9790 Microcontroller Industrial Temperature 100-pin LQFP
LM3S9790-IBZ80-C5	Stellaris LM3S9790 Microcontroller Industrial Temperature 108-ball BGA
LM3S9790-IQC80-C5T	Stellaris LM3S9790 Microcontroller Industrial Temperature 100-pin LQFP Tape-and-reel
LM3S9790-IBZ80-C5T	Stellaris LM3S9790 Microcontroller Industrial Temperature 108-ball BGA Tape-and-reel

B.2 Part Markings

The Stellaris microcontrollers are marked with an identifying number. This code contains the following information:

- The first line indicates the part number. In the example figure below, this is the LM3S9B90.
- In the second line, the first seven characters indicate the temperature, package, speed, and revision. In the example below, this is an Industrial temperature (I), 100-pin LQFP package (QC), 80-MHz (80), revision C0 (C0) device.
- The remaining characters contain internal tracking numbers.



B.3 Kits

The Stellaris Family provides the hardware and software tools that engineers need to begin development quickly.

- Reference Design Kits accelerate product development by providing ready-to-run hardware and comprehensive documentation including hardware design files
- Evaluation Kits provide a low-cost and effective means of evaluating Stellaris microcontrollers before purchase
- Development Kits provide you with all the tools you need to develop and prototype embedded applications right out of the box

See the website at www.ti.com/stellaris for the latest tools available, or ask your distributor.

B.4 Support Information


For support on Stellaris products, contact the TI Worldwide Product Information Center nearest you: http://www-k.ext.ti.com/sc/technical-support/product-information-centers.htm.

C Package Information

C.1 100-Pin LQFP Package

C.1.1 Package Dimensions

Figure C-1. 100-Pin LQFP Package Dimensions




Note: The following notes apply to the package drawing.

- 1. All dimensions shown in mm.
- 2. Dimensions shown are nominal with tolerances indicated.
- 3. Foot length 'L' is measured at gage plane 0.25 mm above seating plane.

В	ody +2.00 mm Footprint, 1.4 mm packag	e thickness
Symbols	Leads	100L
Α	Max.	1.60
A ₁	-	0.05 Min./0.15 Max.
A ₂	±0.05	1.40
D	±0.20	16.00
D ₁	±0.05	14.00
Е	±0.20	16.00
E ₁	±0.05	14.00
L	+0.15/-0.10	0.60
е	Basic	0.50
b	+0.05	0.22
θ	-	0°-7°
ddd	Max.	0.08
ccc	Max.	0.08
JEDEC Reference Drawing		MS-026
Variation Designator		BED

C.1.2 Tray Dimensions

Figure C-2. 100-Pin LQFP Tray Dimensions



C.1.3 Tape and Reel Dimensions

Note: In the figure that follows, pin 1 is located in the top right corner of the device.





Figure C-3. 100-Pin LQFP Tape and Reel Dimensions

C.2 108-Ball BGA Package

C.2.1 Package Dimensions

Figure C-4. 108-Ball BGA Package Dimensions




Note: The following notes apply to the package drawing.

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. 'e' REPRESENTS THE BASIC SOLDER BALL GRID PITCH.
- 3. "M" REPRESENTS THE BASIC SOLDER BALL MATRIX SIZE.
 AND SYMBOL 'N' IS THE NUMBER OF BALLS AFTER DEPOPULATING.
- $\underline{\textcircled{A}}$ 'b' is measurable at the maximum solder ball diameter after reflow parallel to primary daium $\boxed{\texttt{C}}$.
- ⚠ DIMENSION 'ccc' IS MEASURED PARALLEL TO PRIMARY DATUM [].
- PRIMARY DATUM [] AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- 7. PACKAGE SURFACE SHALL BE MATTE FINISH CHARMILLES 24 TO 27.
- 8. SUBSTRATE MATERIAL BASE IS BT RESIN.
- 9. THE OVERALL PACKAGE THICKNESS "A" ALREADY CONSIDERS COLLAPSE BALLS
- 10. DIMENSIONING AND TOLERANCING PER ASME Y14.5M 1994.

Symbols	MIN	NOM	MAX
A	1.22	1.36	1.50
A1	0.29	0.34	0.39
A3	0.65	0.70	0.75
С	0.28	0.32	0.36
D	9.85	10.00	10.15
D1	8.80 BSC		
Е	9.85	10.00	10.15
E1	8.80 BSC		
b	0.43	0.48	0.53
bbb	.20		
ddd	.12		
е	0.80 BSC		
f	-	0.60	-
M	12		
n	108		
	REF: JE	DEC MO-219F	


C.2.2 Tray Dimensions

Figure C-5. 108-Ball BGA Tray Dimensions



C.2.3 **Tape and Reel Dimensions**

Figure C-6. 108-Ball BGA Tape and Reel Dimensions



THIS DRAWING CONTAINS INFORMATION THAT IS PROPRIETARY TO C-PAK PTE.LTD.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps
RF/IF and ZigBee® Solutions	www.ti.com/lprf		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

e2e.ti.com

TI E2E Community Home Page