


# SPC582B60x, SPC582B54x, SPC582B50x

# SPC58 2B Line - 32 bit Power Architecture automotive MCU Single core 80Mhz, 1MByte Flash, ASIL-B

Datasheet - production data



#### **Features**



- AEC-Q100 qualified
- High performance e200z2 single core
  - 32-bit power architecture technology CPU
  - Core frequency as high as 80 MHz
  - Variable length encoding (VLE)
  - Floating point, End-to-End error correction
- 1088 KB (1024 KB code flash + 64 KB data flash) on-chip flash memory: supports read during program and erase operations, and multiple blocks allowing EEPROM emulation
- 96 KB on-chip general-purpose SRAM
- Multi-channel direct memory access controller (eDMA) with 16 channels
- 1 interrupt controller (INTC)
- Comprehensive new generation ASIL-B safety concept
  - ASIL-B of ISO 26262
  - FCCU for collection and reaction to failure notifications
  - Memory error management Unit (MEMU) for collection and reporting of error events in memories
  - Cyclic redundancy check (CRC) unit
  - End-to-end error correction code (e2eECC) logic

- Crossbar switch architecture for concurrent access to peripherals, flash, or RAM from multiple bus masters with end-to-end ECC
- Body cross triggering unit (BCTU)
  - Triggers ADC conversions from any eMIOS channel
  - Triggers ADC conversions from up to 2 dedicated PIT RTIs
  - 1 event configuration register dedicated to each timer event allows to define the corresponding ADC channel
  - Synchronization with ADC to avoid collision
- 1 enhanced 12-bit SAR analog-to-digital converters
  - Up to 27 channels
  - enhanced diagnosis feature
- Communication interfaces
  - 6 LINFlexD modules
  - 4 deserial serial peripheral interface (DSPI) modules
  - 7 MCAN interfaces with advanced shared memory scheme and ISO CAN FD support
- Dual phase-locked loops with stable clock domain for peripherals and FM modulation domain for computational shell
- Nexus Class 3 debug and trace interface
- Boot assist flash (BAF) supports factory programming using a serial bootload through the asynchronous CAN or LIN/UART.
- Enhanced modular IO subsystem (eMIOS): up to 32 timed I/O channels with 16-bit counter resolution
- Advanced and flexible supply scheme
  - On-chip voltage regulator for 1.2 V core logic supply.
- Junction temperature range -40 °C to 150 °C

Table 1. Device summary

Package	Part number					
rackage	1 MB	768 KB	512 KB			
eTQFP64	SPC582B60E1	SPC582B54E1	SPC582B50E1			
eTQFP100	SPC582B60E3	SPC582B54E3	SPC582B50E3			

# **Table of contents**

1	Intro	duction 5
2	Desc	ription
	2.1	Device feature summary 6
	2.2	Block diagram
	2.3	Feature overview
3	Pack	age pinouts and signal descriptions
4	Elect	rical characteristics13
	4.1	Introduction
	4.2	Absolute maximum ratings
	4.3	Operating conditions
		4.3.1 Power domains and power up/down sequencing
	4.4	Electrostatic discharge (ESD)
	4.5	Electromagnetic compatibility characteristics
	4.6	Temperature profile
	4.7	Device consumption
	4.8	I/O pad specification
		4.8.1 I/O input DC characteristics
		4.8.2 I/O output DC characteristics
		4.8.3 I/O pad current specifications
	4.9	Reset pad (PORST) electrical characteristics
	4.10	PLLs
		4.10.1 PLL0
		4.10.2 PLL1
	4.11	Oscillators
		4.11.1 Crystal oscillator 40 MHz
		4.11.2 RC oscillator 16 MHz
		4.11.3 Low power RC oscillator
	4.12	ADC system
		4.12.1 ADC input description
		4.12.2 SAR ADC 12 bit electrical specification

	4.13	Power	management	50
		4.13.1	Power management integration	50
		4.13.2	Voltage regulators	54
		4.13.3	Voltage monitors	54
	4.14	Flash		57
	4.15	AC Sp	ecifications	60
		4.15.1	Debug and calibration interface timing	60
		4.15.2	DSPI timing with CMOS pads	66
		4.15.3	CAN timing	76
		4.15.4	UART timing	77
		4.15.5	I2C timing	77
5	Pack	age info	ormation	80
	5.1	eTQFF	P64 package information	80
		5.1.1	Package mechanical drawings and data information	84
	5.2	eTQFF	2100 package information	85
		5.2.1	Package mechanical drawings and data information	89
	5.3	eTQFF	P144 package information	90
		5.3.1	Package mechanical drawings and data information	94
	5.4	Packa	ge thermal characteristics	96
		5.4.1	eTQFP64	96
		5.4.2	eTQFP100	96
		5.4.3	General notes for specifications at maximum junction temperature	97
6	Orde	ering inf	ormation	100
7	Revi	sion his	story	102



## 1 Introduction

This document describes the features of the family and options available within the family members, and highlights important electrical and physical characteristics of the device. To ensure a complete understanding of the device functionality, refer also to the device reference manual and errata sheet.



## 2 Description

The SPC582Bx microcontroller is the entry member of a new family of devices superseding the SPC560Bx family.

SPC582Bx is built on the legacy of the SPC5x products, while introducing new features to answer the future requirements like the ASIL-B classification, high number of ISO CAN-FD channels, and provide significant power and performance improvement (MIPS per mW).

## 2.1 Device feature summary

*Table 2* lists a summary of major features for the SPC582Bx device. The feature column represents a combination of module names and capabilities of certain modules. A detailed description of the functionality provided by each on-chip module is given later in this document.

Table 2. SPC582Bx device feature summary

Feature	Description
SPC58 family	40 nm
Number of cores	1
Single precision floating point	Yes
SIMD	No
VLE	Yes
MPU	Yes
CRC channels	2 x 4
Software watchdog timer (SWT)	1
Core nexus class	3+
Event processor	4 x SCU
Event processor	4 x PMC
Run control module	Yes
System SRAM	96 KB (including 64 KB of standby RAM)
Flash	1088 KB (1024 code flash + 64 KB data flash)
Flash fetch accelerator	2 x 4 x 256-bit
DMA channels	16
DMA nexus class	3
LINFlexD	6
MCAN (ISO CAN-FD)	7
DSPI	4
I2C	1

Table 2. SPC582Bx device feature summary (continued)

Feature	Description
	8 PIT channels
System timers	4 AUTOSAR <sup>®</sup> (STM)
	RTC/API
eMIOS	32 channels
BCTU	32 channels
Interrupt controller	1 x 151 sources
ADC (SAR)	One 12-bit, up to 27 channels
Self test controller	Yes
PLL	Dual PLL with FM
Integrated linear voltage regulator	Yes
External power supplies	5 V, 3.3 V
	STOP mode
Low power modes	HALT mode
	Standby mode

# 2.2 Block diagram

The figures below show the top-level block diagrams.




Figure 1. Block diagram



BCTU\_0 PBRIDGE\_2 eMIOS\_0 XBAR\_1 SMPU\_1 SAR\_ADC\_12bit\_B0 I2C\_0 XBIC\_1 DSPI\_0, 2 PCM\_0 LINFLEX\_0, 2, 10 PFLASH\_1 INTC 1 CAN\_SUB\_0\_MESSAGE\_RAM SWT\_2 CAN\_SUB\_0\_M\_CAN\_0..3 STM\_2 eDMA\_1 PRAM\_2 JDC STCU TDM\_0 JTAGM MEMU IMA CRC\_0 DMAMUX\_0 PIT 0 WKPU MC\_PCU PMC\_DIG MC\_RGM RCOSC DIG RC1024K\_DIG DSPI\_1, 3 PBRIDGE\_1 OSC\_DIG LINFlex\_1, 7, 15 PLL\_DIG CAN\_SUB\_1\_MESSAGE\_RAM CMU\_0\_PLL0\_XOSC\_IRCOSC CAN\_SUB\_1\_M\_CAN\_1..3 PBRIDGE\_1 - Peripheral Cluster 1 MC\_CGM FCCU MC\_ME CRC\_1 SIUL2 CMU\_1\_CORE\_XBAR FLASH\_0 CMU\_2\_HPBM PASS CMU\_3\_PBRIDGE SSCM CMU\_6\_SARADC CMU\_11\_FBRIDGE CMU\_12\_EMIOS CMU\_14\_PFBRIDGE Note: In this diagram, ON-platform modules are shown in orange color and OFF-platform modules are shown in blue color.

Figure 2. Periphery allocation

4

DS11597 Rev 5 9/111

#### 2.3 Feature overview

On-chip modules within SPC582Bx include the following features:

- One main CPU, single issue, 32-bit CPU core complexes (e200z2).
  - Power architecture embedded specification compliance
  - Instruction set enhancement allowing variable length encoding (VLE), encoding a mix of 16-bit and 32-bit instructions, for code size footprint reduction
  - Single-precision floating point operations
- 1088 KB (1024 KB code flash + 64 KB data flash) on-chip Flash memory
  - Supports read during program and erase operations, and multiple blocks allowing EEPROM emulation
- 96 KB on-chip general-purpose SRAM
- Multi channel direct memory access controllers
  - 16 eDMA channels
- One interrupt controller (INTC)
- Dual phase-locked loops with stable clock domain for peripherals and FM modulation domain for computational shell
- Crossbar switch architecture for concurrent access to peripherals, Flash, or RAM from multiple bus masters with end-to-end ECC
- System integration unit lite (SIUL)
- Boot assist flash (BAF) supports factory programming using a serial bootload through the asynchronous CAN or LIN/UART.
- Hardware support for safety ASIL-B level related applications
- Enhanced modular IO subsystem (eMIOS): up to 32 timed I/O channels with 16-bit counter resolution
  - Buffered updates
  - Support for shifted PWM outputs to minimize occurrence of concurrent edges
  - Supports configurable trigger outputs for ADC conversion for synchronization to channel output waveforms
  - Shared or independent time bases
  - DMA transfer support available
- Body cross triggering unit (BCTU)
  - Triggers ADC conversions from any eMIOS channel
  - Triggers ADC conversions from up to 2 dedicated PIT\_RTIs
  - One event configuration register dedicated to each timer event allows to define the corresponding ADC channel
  - Synchronization with ADC to avoid collision
- One 12-bit SAR analog-to-digital converter
  - up to 27 channels
  - enhanced diagnosis features
- Four deserial serial peripheral interface (DSPI) modules
- Six LIN and UART communication interface (LINFlexD) modules
  - LINFlexD\_0 is a master/slave
  - All others are masters



- Seven modular controller area network (MCAN) modules, all supporting flexible data rate (ISO CAN-FD)
- Nexus development interface (NDI) per IEEE-ISTO 5001-2003 standard, with some support for 2010 standard
- Device and board test support per Joint Test Action Group (JTAG) (IEEE 1149.1 and IEEE 1149.7), 2-pin JTAG interface
- On-chip voltage regulator controller manages the supply voltage down to 1.2 V for core logic
- Self-test capability

# 3 Package pinouts and signal descriptions

Refer to the SPC582Bx IO\_Definition document.

It includes the following sections:

- 1. Package pinouts
- 2. Pin descriptions
  - a) Power supply and reference voltage pins
  - b) System pins
  - c) Generic pins

### 4 Electrical characteristics

#### 4.1 Introduction

The present document contains the target electrical specification for the 40 nm family 32-bit MCU SPC582Bx products.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol "CC" (controller characteristics) is included in the "Symbol" column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol "SR" (system requirement) is included in the "Symbol" column.

The electrical parameters shown in this document are guaranteed by various methods. To give the customer a better understanding, the classifications listed in *Table 3* are used and the parameters are tagged accordingly in the tables where appropriate.

**Table 3. Parameter classifications** 

Classification tag	Tag description					
Р	Those parameters are guaranteed during production testing on each individual device.					
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.					
Т	Those parameters are achieved by design validation on a small sample size from typical devices.					
D	Those parameters are derived mainly from simulations.					

## 4.2 Absolute maximum ratings

*Table 4* describes the maximum ratings for the device. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Stress beyond the listed maxima, even momentarily, may affect device reliability or cause permanent damage to the device.

Table 4. Absolute maximum ratings

Oh a l			D	O a sa distinua	-	Value		11:4
Symbol		С	Parameter Conditions		Min	Тур	Max	- Unit
V <sub>DD_LV</sub>	SR	D	Core voltage operating life range <sup>(1)</sup>	_	-0.3	_	1.4	V
V <sub>DD_HV_IO_MAIN</sub> V <sub>DD_HV_OSC</sub> V <sub>DD_HV_FLA</sub>	SR	D	I/O supply voltage <sup>(2)</sup>	_	-0.3	_	6.0	V
V <sub>SS_HV_ADV</sub>	SR	D	ADC ground voltage	Reference to digital ground	-0.3	_	0.3	٧
V <sub>DD_HV_ADV</sub>	SR	D	ADC Supply voltage <sup>(2)</sup>	Reference to V <sub>SS_HV_ADV</sub>	-0.3	_	6.0	V
V <sub>SS_HV_ADR_S</sub>	SR	D	SAR ADC ground reference	_	-0.3	_	0.3	V
V <sub>DD_HV_ADR_</sub> s	SR	D	SAR ADC voltage reference <sup>(2)</sup>	Reference to V <sub>SS_HV_ADR_S</sub>	-0.3	_	6.0	V
V <sub>SS</sub> -V <sub>SS_HV_ADR_S</sub>	SR	D	V <sub>SS_HV_ADR_S</sub> differential voltage	_	-0.3	_	0.3	V
V <sub>SS</sub> -V <sub>SS_HV_ADV</sub>	SR	D	V <sub>SS_HV_ADV</sub> differential voltage	_	-0.3	_	0.3	V
				1	-0.3	_	6.0	
.,		_	I/O input voltage	Relative to V <sub>ss</sub>	-0.3	_	_	
V <sub>IN</sub>	SR	D	I/O input voltage range <sup>(2)(3)</sup> ( <sup>4)</sup>	Relative to V <sub>DD_HV_IO</sub> and V <sub>DD_HV_ADV</sub>	_	_	0.3	V
T <sub>TRIN</sub>	SR	D	Digital Input pad transition time <sup>(5)</sup>	_	_	_	1	ms
I <sub>INJ</sub>	SR	Т	Maximum DC injection current for each analog/digital PAD <sup>(6)</sup>	_	-5	_	5	mA

Symbol		C Parameter		Conditions		Unit		
Symbol			Parameter	Conditions	Min	Тур	Max	Unit
T <sub>STG</sub>	SR	Т	Maximum non- operating Storage temperature range	_	<b>–</b> 55	_	125	°C
T <sub>PAS</sub>	SR	С	Maximum non- operating temperature during passive lifetime	_	<b>–</b> 55	-	150 <sup>(7)</sup>	ů
T <sub>STORAGE</sub>	SR	_	Maximum storage time, assembled part programmed in ECU	No supply; storage temperature in range –40 °C to 60 °C	_	_	20	years
T <sub>SDR</sub>	SR	Т	Maximum solder temperature Pb- free packaged <sup>(8)</sup>	_	_	_	260	°C
MSL	SR	Т	Moisture sensitivity level <sup>(9)</sup>	_	_	_	3	_
T <sub>XRAY</sub> dose	SR	Т	Maximum cumulated XRAY dose	Typical range for X-rays source during inspection:80 ÷ 130 KV; 20 ÷ 50 µA	_	_	1	grey

Table 4. Absolute maximum ratings (continued)

- V<sub>DD\_LV</sub>: allowed 1.335 V 1.400 V for 60 seconds cumulative time at the given temperature profile. Remaining time allowed 1.260 V 1.335 V for 10 hours cumulative time at the given temperature profile. Remaining time as defined in Section 4.3: Operating conditions.
- 2. V<sub>DD\_HV</sub>: allowed 5.5 V 6.0 V for 60 seconds cumulative time at the given temperature profile, for 10 hours cumulative time with the device in reset at the given temperature profile. Remaining time as defined in Section 4.3: Operating conditions.
- 3. The maximum input voltage on an I/O pin tracks with the associated I/O supply maximum. For the injection current condition on a pin, the voltage will be equal to the supply plus the voltage drop across the internal ESD diode from I/O pin to supply. The diode voltage varies greatly across process and temperature, but a value of 0.3 V is be used for nominal calculations.
- 4. Relative value is exceeded if design measures are taken to ensure injection current limitation (parameter IINJ).
- 5. This limitation applies to pads with digital input buffer enabled. If the digital input buffer is disabled, there are no maximum limits to the transition time.
- The limits for the sum of all normal and injected currents on all pads within the same supply segment is found in Section 4.8.3: I/O pad current specifications.
- 175°C are allowed for limited time. Mission profile with passive lifetime temperature >150°C have to be evaluated by ST to confirm that are granted by product qualification.
- 8. Solder profile per IPC/JEDEC J-STD-020D.
- 9. Moisture sensitivity per JDEC test method A112.



DS11597 Rev 5 15/111

## 4.3 Operating conditions

*Table 5* describes the operating conditions for the device, and for which all the specifications in the data sheet are valid, except where explicitly noted. The device operating conditions must not be exceeded or the functionality of the device is not guaranteed.

**Table 5. Operating conditions** 

Compleal		С	C. Baramatar Canditions			l l mi4		
Symbol		C	Parameter	Conditions	Min	Тур	Max	Unit
F <sub>SYS</sub>	SR	Р	Operating system clock frequency <sup>(4)</sup>	_	_	_	80	MHz
TJ	SR	С	Operating Junction temperature	_	-40	_	150	°C
T <sub>A</sub>	SR	Р	Operating Ambient temperature	_	-40	_	125	ů
V <sub>DD_LV</sub>	SR	Р	Core supply voltage <sup>(2)</sup>	_	1.14	1.20	1.26 <sup>(3) (4)</sup>	<b>V</b>
V <sub>DD_HV_IO_MAIN</sub> V <sub>DD_HV_FLA</sub> V <sub>DD_HV_OSC</sub>	SR	Р	IO supply voltage	_	3.0	_	5.5	V
$V_{DD\_HV\_ADV}$	SR	Р	ADC supply voltage	_	3.0	_	5.5	٧
V <sub>SS_HV_ADV</sub> - V <sub>SS</sub>	SR	D	ADC ground differential voltage	_	-25	_	25	mV
V <sub>DD_HV_ADR_</sub> s	SR	Р	SAR ADC reference voltage	_	3.0	_	5.5	٧
V <sub>DD_HV_ADR_S</sub> - V <sub>DD_HV_ADV</sub>	SR	D	SAR ADC reference differential voltage	_	_	_	25	mV
V <sub>SS_HV_ADR_S</sub>	SR	Р	SAR ADC ground reference voltage	_	V <sub>SS_HV_ADV</sub>			V
Vss_hv_adr_s- Vss_hv_adv	SR	D	V <sub>SS_HV_ADR_S</sub> differential voltage	_	-25	_	25	mV
V <sub>RAMP_HV</sub>	SR	D	Slew rate on HV power supply	_	_	_	100	V/ms

Symbol		C Parameter		Conditions		Unit		
Symbol		C	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IN</sub>	SR	Р	I/O input voltage range	_	0	_	5.5	V
I <sub>INJ1</sub>	SR	Т	Injection current (per pin) without performance degradation <sup>(5)</sup> (6) (7)	Digital pins and analog pins	-3.0		3.0	mA
I <sub>INJ2</sub>	SR	D	Dynamic Injection current (per pin) with performance degradation <sup>(7)</sup>	Digital pins and analog pins	-10	-	10	mA

Table 5. Operating conditions (continued)

- 1. The ranges in this table are design targets and actual data may vary in the given range.
- 2. Core voltage as measured on device pin to guarantee published silicon performance.
- Core voltage exceeds 1.26 V with the limitations provided in Section 4.2: Absolute maximum ratings, provided that HVD134\_C monitor reset is disabled.
- 4. 1.260 V 1.290 V range allowed periodically for supply with sinusoidal shape and average supply value below or equal to 1.236 V at the given temperature profile.
- 5. Full device lifetime. I/O and analog input specifications are only valid if the injection current on adjacent pins is within these limits. See Section 4.2: Absolute maximum ratings for maximum input current for reliability requirements.
- 6. The I/O pins on the device are clamped to the I/O supply rails for ESD protection. When the voltage of the input pins is above the supply rail, current will be injected through the clamp diode to the supply rails. For external RC network calculation, assume typical 0.3 V drop across the active diode. The diode voltage drop varies with temperature.
- 7. The limits for the sum of all normal and injected currents on all pads within the same supply segment is found in Section 4.8.3: I/O pad current specifications.
- Positive and negative Dynamic current injection pulses are allowed up to this limit. I/O and ADC specifications are not granted. See the dedicated chapters for the different specification limits. See the Absolute maximum ratings table for maximum input current for reliability requirements. Refer to the following pulses definitions: Pulse1 (ISO 7637-2:2011), Pulse 2a(ISO 7637-2:2011 5.6.2), Pulse 3a (ISO 7637-2:2011 5.6.3), Pulse 3b (ISO 7637-2:2011 5.6.3).

#### 4.3.1 Power domains and power up/down sequencing

The following table shows the constraints and relationships for the different power domains. Supply1 (on rows) can exceed Supply2 (on columns), only if the cell at the given row and column is reporting 'ok'. This limitation is valid during power-up and power-down phases, as well as during normal device operation.



DS11597 Rev 5 17/111

Table 6. Device supply relation during power-up/power-down sequence

		Supply2						
		V <sub>DD_LV</sub>	V <sub>DD_HV_IO_MAIN</sub> V <sub>DD_HV_FLA</sub> V <sub>DD_HV_OSC</sub>	V <sub>DD_HV_ADV</sub>	V <sub>DD_HV_ADR</sub>			
ly1	V <sub>DD_HV_IO_MAIN</sub> V <sub>DD_HV_FLA</sub> V <sub>DD_HV_OSC</sub> <sup>(1)</sup>	ok		ok	ok			
Supply1	$V_{DD\_HV\_ADV}$	ok	not allowed		ok			
U)	$V_{DD\_HV\_ADR}$	ok	not allowed	not allowed				

<sup>1.</sup> The application shall grant that these supplies are always at the same voltage level.

During power-up, all functional terminals are maintained in a known state as described in the device pinout  $Microsoft^{\textcircled{B}}Excel^{\textcircled{B}}$  file attached to the IO\_Definition document.

## 4.4 Electrostatic discharge (ESD)

The following table describes the ESD ratings of the device:

- All ESD testing are in conformity with CDF-AEC-Q100 stress test qualification for automotive grade integrated circuits
- Device failure is defined as: "if after exposure to ESD pulses, the device does not meet the device specification requirements, which include the complete DC parametric and functional testing at room temperature and hot temperature, maximum DC parametric variation within 10% of maximum specification".

Table 7. ESD ratings

Parameter	С	Conditions	Value	Unit
ESD for Human Body Model (HBM) <sup>(1)</sup>	Т	All pins	2000	V
ESD for field induced Charged Device Model (CDM) <sup>(2)</sup>	Т	All pins	500	V
ESD for field illudiced Charged Device Model (CDIM)	Т	Corner pins	750	V

- 1. This parameter tested in conformity with ANSI/ESD STM5.1-2007 Electrostatic Discharge Sensitivity Testing.
- 2. This parameter tested in conformity with ANSI/ESD STM5.3-1990 Charged Device Model Component Level.

DS11597 Rev 5 19/111

# 4.5 Electromagnetic compatibility characteristics

EMC measurements at IC-level IEC standards are available from STMicroelectronics on request.

# 4.6 Temperature profile

The device is qualified in accordance to AEC-Q100 Grade1 requirements, such as HTOL 1,000 h and HTDR 1,000 hrs,  $T_J$  = 150 °C.

# 4.7 Device consumption

**Table 8. Device consumption** 

Complete and		_	Davamatav	Canditiana		Value <sup>(1)</sup>	ı	l lmi4
Symbol		С	Parameter	Conditions	Min	Тур	Max	Unit
		С		T <sub>J</sub> = 40 °C	_	_	2	
		D		T <sub>J</sub> = 25 °C	_	0.65	1	
(2).(3)	СС	D	Leakage current on the	T <sub>J</sub> = 55 °C	_	_	2.5	mA
I <sub>DD_LKG</sub> <sup>(2),(3)</sup>		D	$V_{DD\_LV}$ supply	T <sub>J</sub> = 95 °C	_	_	6	IIIA
		D		T <sub>J</sub> = 120 °C	_	_	14	
		Р		T <sub>J</sub> = 150 °C	_	_	35	
I <sub>DD_LV</sub> (3)	СС	Р	Dynamic current on the V <sub>DD_LV</sub> supply, very high consumption profile <sup>(4)</sup>	_	_	_	50	mA
I <sub>DD_HV</sub>	СС	Р	Total current on the V <sub>DD_HV</sub> supply <sup>(4)</sup>	f <sub>MAX</sub>	_	_	37	mA
I <sub>DD_LV_GW</sub>	СС	Т	Dynamic current on the V <sub>DD_LV</sub> supply, gateway profile <sup>(5)</sup>	_	_	_	48	mA
I <sub>DD_HV_GW</sub>	СС	Т	Dynamic current on the V <sub>DD_HV</sub> supply, gateway profile <sup>(5)</sup>	_	_	_	17	mA
I <sub>DDHALT</sub> <sup>(6)</sup>	СС	Т	Dynamic current on the V <sub>DD_LV</sub> supply +Total current on the V <sub>DD_HV</sub> supply	_	_	26	37	mA
I <sub>DDSTOP</sub> <sup>(7)</sup>	СС	Т	Dynamic current on the V <sub>DD_LV</sub> supply +Total current on the V <sub>DD_HV</sub> supply	_	_	6.5	9	mA
		D		$T_J$ = 25 °C	_	40	90	
		С	Total standby mode	$T_J$ = 40 °C	_	_	135	μΑ
I <sub>DDSTBY8</sub>	СС	D	current on V <sub>DD_LV</sub> and V <sub>DD_HV</sub> supply, 8 KB	$T_J = 55 ^{\circ}\text{C}$	_	_	210	
		D	V <sub>DD_HV</sub> supply, 8 KB RAM <sup>(8)</sup>	T <sub>J</sub> = 120 °C	_		1.2	mA
		Р		T <sub>J</sub> = 150 °C	_	_	2.5	111/
		D		$T_J = 25 ^{\circ}\text{C}$	_	55	125	
		С	Total standby mode	$T_J = 40 ^{\circ}\text{C}$		_	190	μA
I <sub>DDSTBY64</sub>	СС	D	current on V <sub>DD_LV</sub> and V <sub>DD_HV</sub> supply, 64 KB	$T_J = 55 ^{\circ}\text{C}$	_	_	290	
		D	V <sub>DD_HV</sub> supply, 64 KB RAM <sup>(8)</sup>	T <sub>J</sub> = 120 °C	_	_	1.6	mA
		Р		T <sub>J</sub> = 150 °C		_	3.5	111/1

<sup>1.</sup> The ranges in this table are design targets and actual data may vary in the given range.



- The leakage considered is the sum of core logic and RAM memories. The contribution of analog modules is not considered, and they are computed in the dynamic I<sub>DD LV</sub> and I<sub>DD HV</sub> parameters.
- 3. I<sub>DD\_LKG</sub> (leakage current) and I<sub>DD\_LV</sub> (dynamic current) are reported as separate parameters, to give an indication of the consumption contributors. The tests used in validation, characterization and production are verifying that the total consumption (leakage+dynamic) is lower or equal to the sum of the maximum values provided (I<sub>DD\_LKG</sub> + I<sub>DD\_LV</sub>). The two parameters, measured separately, may exceed the maximum reported for each, depending on the operative conditions and the software profile used.
- 4. Use case: 1 x e200Z2 @80 MHz, all IPs clock enabled, flash access with prefetch disabled, flash consumption includes parallel read and program/erase, 1xSARADC in continuous conversion, DMA continuously triggered by ADC conversion, 4 DSPI / 3 CAN / 2 LINFlex transmitting, RTC and STM running, 1xEMIOS running (12 channels in OPWMT mode), FIRC, SIRC, FXOSC, PLL0-1 running. The switching activity estimated for dynamic consumption does not include I/O toggling, which is highly dependent on the application. Details of the software configuration are separately. The total device consumption is I<sub>DD\_LV</sub> + I<sub>DD\_LKG</sub> for the selected temperature.
- 5. Gateway use case: One core running at 80 MHz, DMA, PLL, FLASH read only 25%, 7xCAN, 1xSARADC.
- Flash in Low Power. Sysclk at 80 MHz, PLL0\_PHI at 80 MHz, XTAL at 8 MHz, FIRC 16 MHz ON, RCOSC1M off. FlexCAN: instances: 0, 1, 2, 3, 4, 5, 6 ON (configured but no reception or transmission), ADC ON (continuously converting). All others IPs clock-gated.
- Sysclk = RC16 MHz, RC16 MHz ON, RC1 MHz ON, PLL OFF. All possible peripherals off and clock gated. Flash in power down mode.
- 8. STANDBY mode: device configured for minimum consumption, RC16 MHz off, RC1 MHz on.



DS11597 Rev 5 23/111

## 4.8 I/O pad specification

The following table describes the different pad type configurations.

Table 9. I/O pad specification descriptions

Pad type	Description
Weak configuration	Provides a good compromise between transition time and low electromagnetic emission.
Medium configuration	Provides transition fast enough for the serial communication channels with controlled current to reduce electromagnetic emission.
Strong configuration	Provides fast transition speed; used for fast interface.
Very strong configuration	Provides maximum speed and controlled symmetric behavior for rise and fall transition.  Used for fast interface requiring fine control of rising/falling edge jitter.
Input only pads	These low input leakage pads are associated with the ADC channels.
Standby pads	Some pads are active during standby. Low power pads input buffer is configured in TTL mode. When the pads are in standby mode, the Pad-Keeper feature is activated: if the pad status is high, the weak pull-up resistor is automatically enabled; if the pad status is low, the weak pull-down resistor is automatically enabled.

Note:

Each I/O pin on the device supports specific drive configurations. See the signal description table in the device reference manual for the available drive configurations for each I/O pin. PMC\_DIG\_VSIO register has to be configured to select the voltage level (3.3 V or 5.0 V) for each IO segment.

Logic level is configurable in running mode while it is TTL not-configurable in STANDBY for LP (low power) pads, so if a LP pad is used to wakeup from STANDBY, it should be configured as TTL also in running mode in order to prevent device wrong behavior in STANDBY.

### 4.8.1 I/O input DC characteristics

The following table provides input DC electrical characteristics, as described in Figure 3.






Figure 3. I/O input electrical characteristics

Table 10. I/O input electrical characteristics

Symbol	ı	С	Parameter	Conditions		Value		Unit
Symbol		C	Farailletei	Conditions	Min	Тур	Max	Oiiit
				TTL				
V <sub>ihttl</sub>	SR	Р	Input high level TTL	_	2	_	V <sub>DD_HV_IO</sub> + 0.3	V
V <sub>ilttl</sub>	SR	Р	Input low level TTL	_	-0.3	_	0.8	V
V <sub>hysttl</sub>	СС	С	Input hysteresis TTL	_	0.3	_	_	V
				смоѕ				
V <sub>ihcmos</sub>	SR	Р	Input high level CMOS	_	0.65 * V <sub>DD</sub>	_	V <sub>DD_HV_IO</sub> + 0.3	V
V <sub>ilcmos</sub>	SR	Р	Input low level CMOS	_	-0.3	_	0.35 * V <sub>DD</sub>	V
V <sub>hyscmos</sub>	СС	С	Input hysteresis CMOS	_	0.10 * V <sub>DD</sub>	_	_	V
				COMMON				
I <sub>LKG</sub>	СС	Р	Pad input leakage	INPUT-ONLY pads T <sub>J</sub> = 150 °C	_	_	200	nA
I <sub>LKG</sub>	СС	Р	Pad input leakage	STRONG pads T <sub>J</sub> = 150 °C		_	1,000	nA
I <sub>LKG</sub>	СС	Р	Pad input leakage	VERY STRONG pads, T <sub>J</sub> = 150 °C	_	_	1,000	nA

Symbol		С	Parameter	Conditions			Unit	
Symbol		٥	Parameter	Conditions	Min	Тур	Max	Oill
C <sub>P1</sub>	СС	D	Pad capacitance	_	_	_	10	pF
V <sub>drift</sub>	СС	D	Input V <sub>il</sub> /V <sub>ih</sub> temperature drift	In a 1 ms period, with a temperature variation <30 °C	_	_	100	mV
W <sub>FI</sub>	SR	С	Wakeup input filtered pulse <sup>(1)</sup>		_		20	ns
W <sub>NFI</sub>	SR	С	Wakeup input not filtered pulse <sup>(1)</sup>	_	400	_	_	ns

Table 10. I/O input electrical characteristics (continued)

In the range from W<sub>FI</sub> (max) to W<sub>NFI</sub> (min), pulses can be filtered or not filtered, according to operating temperature and voltage. Refer to the device pinout IO definition Microsoft<sup>®</sup>Excel<sup>®</sup> file for the list of pins supporting the wakeup filter feature.

able 11. I/O pu	II-up/pull-down	electrica	I characteristics

Symbol		С	Parameter	Conditions		Value		Unit
Syllibol			Parameter	Conditions	Min	Тур	Max	Oille
I <sub>WPU</sub>	I <sub>WPI</sub> CC	Т	Weak pull-up current	$V_{IN} = 1.1 V^{(1)}$		-	130	μΑ
'WPU		Р	absolute value	$V_{IN} = 0.69 * V_{DD\_HV\_IO}^{(2)}$	15			μπ
R <sub>WPU</sub>	СС	D	Weak Pull-up resistance	$V_{DD_{-}HV_{-}IO} = 5.0 V \pm 10\%$	33	_	93	ΚΩ
R <sub>WPU</sub>	СС	D	Weak Pull-up resistance	V <sub>DD_HV_IO</sub> = 3.3 V ± 10%	19	_	62	ΚΩ
	00	Т	Weak pull-	$V_{IN} = 0.69 * V_{DD\_HV\_IO}^{(1)}$	_	_	130	μА
I <sub>WPD</sub>	CC	Р	down current absolute value	$V_{IN} = 0.9 V^{(2)}$	15	_	_	
R <sub>WPD</sub>	СС	D	Weak Pull- down resistance	V <sub>DD_HV_IO</sub> = 5.0 V ± 10%	29	_	60	ΚΩ
R <sub>WPD</sub>	СС	D	Weak Pull- down resistance	V <sub>DD_HV_IO</sub> = 3.3 V ± 10%	19	_	60	ΚΩ

<sup>1.</sup> Maximum current when forcing a change in the pin level opposite to the pull configuration.

Note:

When the device enters into standby mode, the LP pads have the input buffer switched-on. As a consequence, if the pad input voltage VIN is  $V_{SS} < V_{IN} < V_{DD\_HV}$ , an additional consumption can be measured in the VDD\_HV domain. The highest consumption can be seen around mid-range (VIN ~=VDD\_HV/2), 2-3mA depending on process, voltage and



<sup>2.</sup> Minimum current when keeping the same pin level state than the pull configuration.

temperature.

This situation may occur if the PAD is used as a ADC input channel, and  $V_{SS} < V_{IN} < V_{DD\_HV}$ . The applications should ensure that LP pads are always set to VDD\_HV or VSS, to avoid the extra consumption. Please refer to the device pinout IO definition excel file to identify the low-power pads which also have an ADC function.

#### 4.8.2 I/O output DC characteristics

Figure 4 provides description of output DC electrical characteristics.




Figure 4. I/O output DC electrical characteristics definition

The following tables provide DC characteristics for bidirectional pads:

- Table 12 provides output driver characteristics for I/O pads when in WEAK/SLOW configuration.
- Table 13 provides output driver characteristics for I/O pads when in MEDIUM configuration.
- *Table 14* provides output driver characteristics for I/O pads when in STRONG/FAST configuration.
- Table 15 provides output driver characteristics for I/O pads when in VERY STRONG/VERY FAST configuration.

Note: 10%/90% is the default condition for any parameter if not explicitly mentioned differently.

4

DS11597 Rev 5 27/111

Table 12. WEAK/SLOW I/O output characteristics

Symbol	ı	С	Barameter	Conditions		Value		Unit
Symbol		C	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>ol_W</sub>	СС	D	Output low voltage for weak type PADs	$I_{ol} = 0.5 \text{ mA}$ $V_{DD} = 5.0 \text{ V} \pm 10\%$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	_	_	0.1*V <sub>DD</sub>	V
V <sub>oh_W</sub>	СС	D	Output high voltage for weak type PADs	loh = 0.5 mA V <sub>DD</sub> = 5.0 V ± 10% V <sub>DD</sub> = 3.3 V ± 10%	0.9*V <sub>DD</sub>	_	_	V
_			Output	V <sub>DD</sub> = 5.0 V ± 10%	380	_	1040	
R_W	СС	Р	impedance for weak type PADs	V <sub>DD</sub> = 3.3 V ± 10%	250	_	700	Ω
E	СС	Т	Maximum output frequency for	CL = 25 pF V <sub>DD</sub> = 5.0 V ± 10% V <sub>DD</sub> = 3.3 V ± 10%	_	_	2	MHz
F <sub>max_W</sub>		'	weak type PADs	CL = 50  pF $V_{DD} = 5.0 \text{ V} \pm 10\%$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	_	_	1	MHz
t	СС	Т	Transition time output pin WEAK	CL = 25  pF $V_{DD} = 5.0 \text{ V} + 10\%$ $V_{DD} = 3.3 \text{ V} + 10\%$	25	_	120	ns
t <sub>TR_W</sub>		'	configuration, 10%-90%	CL = 50  pF $V_{DD} = 5.0 \text{ V} \pm 10 \%$ $V_{DD} = 3.3 \text{ V} \pm 10 \%$	50	_	240	ns
tskew_w	СС	Т	Difference between rise and fall time, 90%-10%	_	_	_	25	%
I <sub>DCMAX_W</sub>	СС	D	Maximum DC current	$V_{DD} = 5.0 \text{ V} \pm 10\%$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	_	_	0.5	mA

Table 13. MEDIUM I/O output characteristics

Cumbal	Symbol C		Parameter	Conditions	Value			Unit
Symbol		C	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>ol_M</sub>	СС	D	Output low voltage for medium type PADs	I <sub>ol</sub> = 2.0 mA V <sub>DD</sub> =5.0 V ± 10 % V <sub>DD</sub> =3.3 V ± 10 %	_	_	0.1*V <sub>DD</sub>	V
V <sub>oh_M</sub>	СС	D	Output high voltage for medium type PADs	$I_{oh}$ =2.0 mA $V_{DD}$ = 5.0 V ± 10% $V_{DD}$ = 3.3 V ± 10%	0.9*V <sub>DD</sub>	_	_	V

Table 13. MEDIUM I/O output characteristics (continued)

Symbol		С	Parameter	Conditions		Value		Unit
Symbol		C	Parameter	Conditions	Min	Тур	Max	Oilit
			Output	V <sub>DD</sub> = 5.0 V ± 10%	90	_	260	
R <sub>_M</sub>	СС	Р	impedance for medium type PADs	V <sub>DD</sub> = 3.3 V ± 10%	60	_	170	Ω
E	СС	Т	Maximum output frequency for	CL = 25 pF $V_{DD} = 5.0 V \pm 10\%$ $V_{DD} = 3.3 V \pm 10\%$	_	_	12	MHz
F <sub>max_M</sub>		'	medium type PADs	CL = 50  pF $V_{DD} = 5.0 \text{ V} \pm 10 \%$ $V_{DD} = 3.3 \text{ V} \pm 10 \%$	_	_	6	MHz
4	СС	Т	Transition time output pin	CL = 25 pF $V_{DD} = 5.0 V \pm 10\%$ $V_{DD} = 3.3 V \pm 10\%$	8	_	30	ns
t <sub>TR_M</sub>		'	MEDIUM configuration, 10%-90%	CL = 50 pF V <sub>DD</sub> = 5.0 V ± 10% V <sub>DD</sub> = 3.3 V ± 10%	12	_	60	ns
tskew_m	СС	Т	Difference between rise and fall time, 90%-10%	_	_	_	25	%
I <sub>DCMAX_M</sub>	СС	D	Maximum DC current	V <sub>DD</sub> = 5.0 V ± 10% V <sub>DD</sub> = 3.3 V ± 10%	_	_	2	mA

Table 14. STRONG/FAST I/O output characteristics

Symbol		С	Parameter	Conditions		Value		Unit
Symbol		)	Farameter	Conditions	Min Typ Max		Oilit	
.,	СС	D	Output low voltage for	$I_{ol}$ = 8.0 mA $V_{DD}$ = 5.0 V ± 10%			0.1*V <sub>DD</sub>	V
V <sub>ol_S</sub>		D	strong type PADs	$I_{ol} = 5.5 \text{ mA}$ $V_{DD} = 3.3 \text{ V} \pm 10\%$			0.15*V <sub>DD</sub>	V
V	CC	ח	Output high voltage for	$I_{oh}$ = 8.0 mA $V_{DD}$ = 5.0 V ± 10%	0.9*V <sub>DD</sub>	_	_	V
V oh_S	CC D	strong type PADs		$I_{oh}$ = 5.5 mA $V_{DD}$ = 3.3 V ± 10%	0.85*V <sub>DD</sub>	_	_	V
			Output	V <sub>DD</sub> = 5.0 V ± 10%	20		65	
R_s	CC	Р	impedance for strong type PADs	V <sub>DD</sub> = 3.3 V ± 10%	28	_	90	Ω

Table 14. STRONG/FAST I/O output characteristics (continued)

Symbol		С	Doromotor	Conditions		Value	-	Unit					
Symbol		C	Parameter	Conditions	Min	Тур	Max	Unit					
				CL = 25 pF V <sub>DD</sub> =5.0 V ± 10%	_	_	50	MHz					
_	5	· -	_	Maximum output frequency for	CL = 50 pF V <sub>DD</sub> =5.0 V ± 10%	_	_	25	MHz				
F <sub>max_S</sub>	СС	Т	strong type PADs	CL = 25 pF V <sub>DD</sub> = 3.3 V ± 10%	_	_	25	MHz					
				CL = 50 pF V <sub>DD</sub> = 3.3 V ± 10%	_	_	12.5	MHz					
		СС Т	CC T		CL = 25 pF V <sub>DD</sub> = 5.0 V ± 10%	3	_	10	ns				
				СТ	Т	Т	Т	Т	Transition time	CL = 50 pF V <sub>DD</sub> = 5.0 V ± 10%	5	_	16
t <sub>TR_</sub> s									 	 	<b>I</b>	STRONG configuration, 10%-90%	CL = 25 pF V <sub>DD</sub> = 3.3 V ± 10%
				CL = 50 pF V <sub>DD</sub> = 3.3 V ± 10%	2.5	_	26						
1	СС	D	Maximum DC	V <sub>DD</sub> = 5 V ± 10%	_	_	8	mA					
I <sub>DCMAX_</sub> s		ט	current	V <sub>DD</sub> = 3.3 V ± 10%	_	_	5.5						
t <sub>skew_s</sub>	СС	Т	Difference between rise and fall time, 90%-10%	_	_	_	25	%					

Table 15. VERY STRONG/VERY FAST I/O output characteristics

Symphol	Symbol C		Davameter	Conditions		Value			
Symbol		٥	Parameter	Conditions	Min	Тур	Max	Unit	
У 00 Б	D	Output low voltage for very	$I_{ol} = 9.0 \text{ mA}$ $V_{DD} = 5.0 \text{ V} \pm 10\%$	_	_	0.1*V <sub>DD</sub>	V		
V <sub>ol_V</sub>	CC	ט	strong type PADs	$I_{ol} = 9.0 \text{ mA}$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	_	_	0.15*V <sub>DD</sub>	٧	
V	СС	D	Output high voltage for very	I <sub>oh</sub> = 9.0 mA V <sub>DD</sub> = 5.0 V ± 10%	0.9*V <sub>DD</sub>	_	_	V	
V <sub>oh_V</sub>		ט	strong type PADs	$I_{oh} = 9.0 \text{ mA}$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	0.85*V <sub>DD</sub>		_	<b>&gt;</b>	
			Output	V <sub>DD</sub> = 5.0 V ± 10%	20	_	60		
R_V	CC	Р	impedance for very strong type PADs	V <sub>DD</sub> = 3.3 V ± 10%	18		50	Ω	



Table 15. VERY STRONG/VERY FAST I/O output characteristics (continued)

Symbol						Value	-	l lmi4														
		С	Parameter	Conditions	Min	Тур	Max	Unit														
_						CL = 25 pF V <sub>DD</sub> = 5.0 V ± 10%	_	_	50	MHz												
	СС	Т	Maximum output frequency for	CL = 50 pF V <sub>DD</sub> = 5.0 V ± 10%	25	MHz																
F <sub>max_V</sub>		'	very strong type PADs	CL = 25  pF $V_{DD} = 3.3 \text{ V} \pm 10\%$	_	_	50	MHz														
				CL = 50  pF $V_{DD} = 3.3 \text{ V} \pm 10\%$	_	_	25	MHz														
			40.000/	CL = 25 pF V <sub>DD</sub> = 5.0 V ± 10%	1	_	6															
<b>+</b>	СС	Т	10–90% threshold transition time	CL = 50 pF V <sub>DD</sub> = 5.0 V ± 10%	3	_	12	- ns														
t <sub>TR_V</sub>			output pin VERY STRONG configuration	CL = 25 pF V <sub>DD</sub> = 3.3 V ± 10%	1.5	_	6															
																		22	CL = 50 pF V <sub>DD</sub> = 3.3 V ± 10%	3	_	11
								20–80% threshold	CL = 25 pF V <sub>DD</sub> = 5.0 V ± 10%	0.8	_	4.5										
t <sub>TR20-80_V</sub>	СС	Т	transition time output pin VERY STRONG configuration (Flexray standard)	CL = 15 pF V <sub>DD</sub> = 3.3 V ± 10%	1	_	4.5	ns														
t <sub>TRTTL_V</sub>	СС	Т	TTL threshold transition time for output pin in VERY STRONG configuration (Ethernet standard)	CL = 25 pF V <sub>DD</sub> = 3.3 V ± 10%	0.88	_	5	ns														
															Sum of transition time	CL = 25 pF V <sub>DD</sub> = 5.0 V ± 10%	_	_	9			
Σt <sub>TR20-80_V</sub>	СС	Т	20–80% output pin VERY STRONG configuration	CL = 15 pF V <sub>DD</sub> = 3.3 V ± 10%	_	_	9	ns														
t <sub>SKEW_</sub> v	СС	Т	Difference between rise and fall delay	CL = 25 pF V <sub>DD</sub> = 5.0 V ± 10%	0	_	1.2	ns														
I <sub>DCMAX_V</sub>	СС	D	Maximum DC current	V <sub>DD</sub> = 5.0 V±10% V <sub>DD</sub> = 3.3 V ± 10%	_	_	9	mA														



#### 4.8.3 I/O pad current specifications

The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a  $V_{DD}/V_{SS}$  supply pair as described in the device pinout Microsoft<sup>®</sup>Excel<sup>®</sup> file attached to the IO\_Definition document.

Table 16 provides I/O consumption figures.

In order to ensure device reliability, the average current of the I/O on a single segment should remain below the  $I_{RMSSEG}$  maximum value.

In order to ensure device functionality, the sum of the dynamic and static current of the I/O on a single segment should remain below the  $I_{DYNSEG}$  maximum value.

Pad mapping on each segment can be optimized using the pad usage information provided on the I/O signal description table.

Table 16. I/O consumption

Symbol		С	Parameter	Conditions	Value <sup>(1)</sup>			Unit							
		)	Parameter Conditions		Min	Тур	Max	J.III							
Average consumption <sup>(2)</sup>															
I <sub>RMSSEG</sub>	SR	D	Sum of all the DC I/O current within a supply segment		80	mA									
				$C_L$ = 25 pF, 2 MHz, $V_{DD}$ = 5.0 V ± 10 %	_	_	1.1								
lave	СС	D	RMS I/O current for WEAK	$C_L$ = 50 pF, 1 MHz, $V_{DD}$ = 5.0 V ± 10 %	_	_	1.1	0							
I <sub>RMS_W</sub> C	RMS_W CC			D	configuration	$C_L$ = 25 pF, 2 MHz, $V_{DD}$ = 3.3 V ± 10 %	_	_	1.0	- mA					
				C <sub>L</sub> = 25 pF, 1 MHz, V <sub>DD</sub> = 3.3 V ± 10%	_	_	1.0								
					0	5			$C_L$ = 25 pF, 12 MHz, $V_{DD}$ = 5.0 V ± 10%	_	_	5.5			
	СС		_					D	RMS I/O current for MEDIUM	$C_L$ = 50 pF, 6 MHz, $V_{DD}$ = 5.0 V ± 10%	_	_	5.5	- mA	
I <sub>RMS_M</sub>			$V_{DD} = 3$ $C_L = 25$	$C_L = 25 \text{ pF}, 12 \text{ MHz},$ $V_{DD} = 3.3 \text{ V} \pm 10\%$		_	4.2								
				$C_L$ = 25 pF, 6 MHz, $V_{DD}$ = 3.3 V ± 10%	_	_	4.2								
											$C_L$ = 25 pF, 50 MHz, $V_{DD}$ = 5.0 V ± 10%	_	_	21	
I <sub>RMS_S</sub>	CC	CC D	RMS I/O current for STRONG	$C_L = 50 \text{ pF}, 25 \text{ MHz},$ $V_{DD} = 5.0 \text{ V} \pm 10\%$		_	21	mA							
			configuration	$C_L$ = 25 pF, 25 MHz, $V_{DD}$ = 3.3 V ± 10%		_	10	1 IIIA							
				$C_L = 25 \text{ pF}, 12.5 \text{ MHz},$ $V_{DD} = 3.3 \text{ V} \pm 10\%$	_	_	10								

Table 16. I/O consumption (continued)

Symbol		С	Parameter	Dougnatou Conditions	Value <sup>(1)</sup>			Unit							
Symbo	Cymbol C		Parameter	Conditions	Min	Тур	Max	Unit							
				$C_L$ = 25 pF, 50 MHz, $V_{DD}$ = 5.0 V ± 10%	_	_	23								
	СС			_	<b>D</b>	D	_	_	_		RMS I/O current for VERY	$C_L = 50 \text{ pF}, 25 \text{ MHz},$ $V_{DD} = 5.0 \text{ V} \pm 10\%$	_	_	23
I <sub>RMS_V</sub>			STRONG configuration	$C_L$ = 25 pF, 50 MHz, $V_{DD}$ = 3.3 V ± 10%		_	16	IIIA							
				$C_L$ = 25 pF, 25 MHz, $V_{DD}$ = 3.3 V ± 10%	_	_	16								
			Dynamic co	nsumption <sup>(3)</sup>											
			Sum of all the dynamic and DC	V <sub>DD</sub> = 5.0 V ± 10%	_		195								
I <sub>DYN</sub> _SEG	SR	D	I/O current within a supply segment	$V_{DD} = 3.3 V \pm 10\%$	_		150	mA							
		C D			$C_L$ = 25 pF, $V_{DD}$ = 5.0 V ± 10%	_	_	16.7							
I <sub>DYN_W</sub> CC	00		Dynamic I/O current for WEAK configuration	$C_L$ = 50 pF, $V_{DD}$ = 5.0 V ± 10%	_	_	16.8	mA							
				$C_L$ = 25 pF, $V_{DD}$ = 3.3 V ± 10%	_	_	12.9								
				$C_L$ = 50 pF, $V_{DD}$ = 3.3 V ± 10%	_	_	12.9								
			D				$C_L = 25 \text{ pF}, V_{DD} = 5.0 \text{ V} \pm 10\%$	_	_	18.2					
	00	66						Dynamic I/O current for	$C_L$ = 50 pF, $V_{DD}$ = 5.0 V ± 10%	_	_	18.4	m^		
I <sub>DYN_M</sub> CC		٥			$C_L$ = 25 pF, $V_{DD}$ = 3.3 V ± 10%	_	_	14.3	- mA						
				$C_L$ = 50 pF, $V_{DD}$ = 3.3 V ± 10%	_	_	16.4								
				$C_L$ = 25 pF, $V_{DD}$ = 5.0 V ± 10%	_	_	57								
	СС	00	00	00	00			Dynamic I/O current for	$C_L = 50 \text{ pF, V}_{DD} = 5.0 \text{ V} \pm 10\%$	_	_	63.5			
I <sub>DYN_</sub> s		C D	STRONG configuration	$C_L$ = 25 pF, $V_{DD}$ = 3.3 V ± 10%		_	31	mA							
						$C_L$ = 50 pF, $V_{DD}$ = 3.3 V ± 10%	_	_	33.5						



Table 16. I/O consumption (continued)

Symbol		С	Downwater	Conditions	Value <sup>(1)</sup>			Unit
		٥	Parameter	Conditions	Min	Тур	Max	Oill
I <sub>DYN_V</sub>	СС	C D	Dynamic I/O current for VERY STRONG configuration	$C_L = 25 \text{ pF, V}_{DD} = 5.0 \text{ V} \pm 10\%$	_	_	62	
				$C_L = 50 \text{ pF, V}_{DD} = 5.0 \text{ V} \pm 10\%$	_	_	70	mA
				$C_L$ = 25 pF, $V_{DD}$ = 3.3 V ± 10%	_	_	52	IIIA
				$C_L$ = 50 pF, $V_{DD}$ = 3.3 V ± 10%	_	_	55	

<sup>1.</sup> I/O current consumption specifications for the 4.5 V ≤V<sub>DD\_HV\_IO</sub> ≤5.5 V range are valid for VSIO\_[VSIO\_xx] = 1, and VSIO[VSIO\_xx] = 0 for 3.0 V ≤V<sub>DD\_HV\_IO</sub> ≤3.6 V.

<sup>2.</sup> Average consumption in one pad toggling cycle.

<sup>3.</sup> Stated maximum values represent peak consumption that lasts only a few ns during I/O transition. When possible (timed output) it is recommended to delay transition between pads by few cycles to reduce noise and consumption.

## 4.9 Reset pad (PORST) electrical characteristics

The device implements dedicated bidirectional reset pins as below specified.  $\overline{\text{PORST}}$  pin does not require active control. It is possible to implement an external pull-up to ensure correct reset exit sequence. Recommended value is 4.7 K $\Omega$ .




Figure 5. Startup Reset requirements

Figure 6 describes the device behavior depending on the supply signal on PORST:

- 1. PORST low pulse has too low amplitude: it is filtered by input buffer hysteresis. Device remains in current state.
- 2. PORST low pulse has too short duration: it is filtered by low pass filter. Device remains in current state.
- 3. PORST low pulse is generating a reset:
  - a) PORST low but initially filtered during at least WFRST. Device remains initially in current state.
  - b) PORST potentially filtered until WNFRST. Device state is unknown. It may either be reset or remains in current state depending on extra condition (temperature, voltage, device).
  - c) PORST asserted for longer than WNFRST. Device is under reset.




Figure 6. Noise filtering on reset signal

Table 17. Reset PAD electrical characteristics

Symbol		С	Parameter	Conditions		11!4		
		C			Min	Тур	Max	Unit
V <sub>IHRES</sub>	SR	Р	Input high level TTL	V <sub>DD_HV</sub> = 5.0 V ± 10% V <sub>DD_HV</sub> = 3.3 V ± 10%	2	_	V <sub>DD_HV_IO</sub> +0.3	٧
V <sub>ILRES</sub>	SR	Р	Input low level	V <sub>DD_HV</sub> = 5.0 V ± 10%	-0.3	_	0.8	V
			TTL	V <sub>DD_HV</sub> = 3.3 V ± 10%	-0.3	_	0.6	
V <sub>HYSRES</sub>	СС	С	Input hysteresis	V <sub>DD_HV</sub> = 5.0 V ± 10%	0.3	_	_	V
			TTL	V <sub>DD_HV</sub> = 3.3 V ± 10%	0.2	_	_	
V <sub>DD_POR</sub>	СС	D	Minimum supply	V <sub>DD_HV</sub> = 5.0 V ± 10%	_	_	1.6	V
			for strong pull- down activation	V <sub>DD_HV</sub> = 3.3 V ± 10%	_	_	1.05	

Table 17. Reset PAD electrical characteristics (continued)

0		•	Damana dam	0		Value		11!4
Symbo	)[	С	Parameter	Conditions	Min	Тур	Max	Unit
I <sub>OL_R</sub>	CC	Р	Strong pull-down	V <sub>DD_HV</sub> = 5.0 V ± 10%	12	_	_	mA
			current (1)	V <sub>DD_HV</sub> = 3.3 V ± 10%	8	_	_	
I <sub>WPU</sub>	СС	Р	Weak pull-up current absolute	$V_{IN} = 1.1 V^{(2)}$ $V_{DD_{-HV}} = 5.0 V \pm 10\%$	_	_	130	μΑ
		Р	- value	$V_{IN} = 1.1 \text{ V}$ $V_{DD\_HV} = 3.3 \text{ V} \pm 10\%$	_	_	70	
		Р		V <sub>IN</sub> = 0.69 * V <sub>DD_HV_IO</sub> <sup>(3)</sup> V <sub>DD_HV</sub> = 5.0 V ± 10%	15	_	_	
		Р		V <sub>IN</sub> = 0.69 * V <sub>DD_HV_IO</sub> V <sub>DD_HV</sub> = 3.3 V ± 10%	15	_	_	
I <sub>WPD</sub>	СС	Р	Weak pull-down current absolute value	$V_{IN} = 0.69 *$ $V_{DD\_HV\_IO}^{(2)}$ $V_{DD\_HV} = 5.0 \text{ V} \pm 10\%$		_	130	μА
		Р		V <sub>IN</sub> = 0.69 * V <sub>DD_HV_IO</sub> <sup>(2)</sup> V <sub>DD_HV</sub> = 3.3 V ± 10%	_	_	80	
		Р		V <sub>IN</sub> = 0.9 V V <sub>DD_HV</sub> = 5.0 V ± 10%	15	_	_	
		Р	P	V <sub>IN</sub> = 0.9 V V <sub>DD_HVDD_HV</sub> = 3.3 V ± 10%	15	_	_	
W <sub>FRST</sub>	СС	Р	Input filtered	V <sub>DD_HV</sub> = 5.0 V ± 10%	_	_	500	ns
		Р	pulse	V <sub>DD_HV</sub> = 3.3 V ± 10%	_	_	600	
W <sub>NFRST</sub>	СС	Р	Input not filtered	V <sub>DD_HV</sub> = 5.0 V ± 10%	2000	_	_	ns
		Р	pulse	V <sub>DD_HV</sub> = 3.3 V ± 10%	3000	_	_	

I<sub>ol, r</sub> applies to PORST: Strong Pull-down is active on PHASE0 for PORST. Refer to the device pinout IO definition Microsoft<sup>®</sup> Excel<sup>®</sup> file for details regarding pin usage.

Table 18. Reset Pad state during power-up and reset

PAD	POWER-UP State	RESET state	DEFAULT state <sup>(1)</sup>	STANDBY state
PORST	Strong pull-down	Weak pull-down	Weak pull-down	Weak pull-up

Before software configuration. Refer to the device reference manual, reset generation module (MC\_RGM) functional
description chapter for the details of the power-up phases.



<sup>2.</sup> Maximum current when forcing a change in the pin level opposite to the pull configuration.

<sup>3.</sup> Minimum current when keeping the same pin level state than the pull configuration.

### 4.10 PLLs

Two phase-locked loop (PLL) modules are implemented to generate system and auxiliary clocks on the device.

*Figure* 7 depicts the integration of the two PLLs. Refer to the device reference manual for more detailed schematic.




Figure 7. PLLs integration

### 4.10.1 PLL0

Table 19. PLL0 electrical characteristics

Symbol		С	Parameter	Conditions		Unit		
Symbol			Farameter Conditions -		Min	Тур	Max	Oiiit
f <sub>PLL0IN</sub>	SR	_	PLL0 input clock <sup>(1)</sup>	_	8	_	44	MHz
$\Delta_{PLL0IN}$	SR		PLL0 input clock duty cycle <sup>1</sup>	_	40	_	60	%
f <sub>INFIN</sub>	SR	_	PLL0 PFD (Phase Frequency Detector) input clock frequency	_	8	_	20	MHz
f <sub>PLL0VCO</sub>	СС	Р	PLL0 VCO frequency	_	600	_	1400	MHz
f <sub>PLL0PHI0</sub>	СС	D	PLL0 output frequency	_	4.762	_	F <sub>SYS</sub> <sup>(2)</sup>	MHz
f <sub>PLL0PHI1</sub>	СС	D	PLL0 output clock PHI1	_	20	_	175 <sup>(3)</sup>	MHz
t <sub>PLL0LOCK</sub>	СС	Р	PLL0 lock time	_	_	_	100	μs
Δ <sub>PLL0PHI0SPJ</sub>   <sup>(4)</sup>	СС	Т	PLL0_PHI0 single period jitter fplloin = 20 MHz (resonator)	f <sub>PLL0PHI0</sub> = 400 MHz, 6-sigma pk-pk	_	_	200	ps

Table 19. PLL0 electrical characteristics (continued)

Complete		С	Dava-marta-r	Conditions		Value		11:4
Symbol			Parameter	Conditions	Min	Тур	Max	Unit
Δ <sub>PLL0PHI1SPJ</sub>   <sup>4</sup>	СС	D	PLL0_PHI1 single period jitter fplloin = 20 MHz (resonator)	f <sub>PLL0PHI1</sub> = 40 MHz, 6-sigma pk-pk	_	_	300 <sup>(5)</sup>	ps
				10 periods accumulated jitter (80 MHz equivalent frequency), 6-sigma pk-pk	_	_	±250	ps
$\Delta_{PLLOLTJ}^4$	СС	D	PLL0 output long term jitter <sup>5</sup> f <sub>PLL0IN</sub> = 20 MHz (resonator), VCO frequency = 800 MHz	16 periods accumulated jitter (50 MHz equivalent frequency), 6-sigma pk-pk			±300	ps
				long term jitter (< 1 MHz equivalent frequency), 6-sigma pk-pk)	_	_	±500	ps
I <sub>PLL0</sub>	СС	D	PLL0 consumption	FINE LOCK state			6	mA

PLL0IN clock retrieved directly from either internal RCOSC or external FXOSC clock. Input characteristics are granted when using internal RCOSC or external oscillator is used in functional mode.

47/

39/111

<sup>2.</sup> Refer to Section 4.3: Operating conditions for the maximum operating frequency.

<sup>3.</sup> If the PLL0\_PHI1 is used as an input for PLL1, then the PLL0\_PHI1 frequency shall obey the maximum input frequency limit set for PLL1 (87.5 MHz, according to *Table 20*).

<sup>4.</sup> Jitter values reported in this table refer to the internal jitter, and do not include the contribution of the divider and the path to the output CLKOUT pin.

V<sub>DD\_LV</sub> noise due to application in the range V<sub>DD\_LV</sub> = 1.20 V±5%, with frequency below PLL bandwidth (40 kHz) will be filtered.

#### 4.10.2 PLL1

PLL1 is a frequency modulated PLL with Spread Spectrum Clock Generation (SSCG) support.

Table 20. PLL1 electrical characteristics

Cymbal		С	Parameter	Conditions		Value		Unit
Symbol			Farameter	Conditions	Min	Тур	Max	Ullit
f <sub>PLL1IN</sub>	SR	_	PLL1 input clock <sup>(1)</sup>	_	37.5	_	87.5	MHz
$\Delta_{PLL1IN}$	SR		PLL1 input clock duty cycle <sup>1</sup>	_	35		65	%
f <sub>INFIN</sub>	SR		PLL1 PFD (Phase Frequency Detector) input clock frequency	_	37.5		87.5	MHz
f <sub>PLL1VCO</sub>	СС	Р	PLL1 VCO frequency	_	600	_	1400	MHz
f <sub>PLL1PHI0</sub>	СС	D	PLL1 output clock PHI0	_	4.762	_	F <sub>SYS</sub> <sup>(2)</sup>	MHz
t <sub>PLL1LOCK</sub>	СС	Р	PLL1 lock time	_			50	μs
f <sub>PLL1MOD</sub>	CC	Т	PLL1 modulation frequency	_	1		250	kHz
12 1	СС	Т	PLL1 modulation depth	Center spread <sup>(3)</sup>	0.25	_	2	%
δ <sub>PLL1MOD</sub>		'	(when enabled)	Down spread	0.5	_	4	%
\Delta_PLL1PHI0SPJ  (4)	СС	Т	PLL1_PHI0 single period peak to peak jitter	f <sub>PLL1PHI0</sub> = 200 MHz, 6-sigma	_		500 <sup>(5)</sup>	ps
I <sub>PLL1</sub>	СС	D	PLL1 consumption	FINE LOCK state	_	_	5	mA

PLL1IN clock retrieved directly from either internal PLL0 or external FXOSC clock. Input characteristics are granted when using internal PPL0 or external oscillator is used in functional mode.

<sup>2.</sup> Refer to Section 4.3: Operating conditions for the maximum operating frequency.

<sup>3.</sup> The device maximum operating frequency F<sub>SYS</sub> (max) includes the frequency modulation. If center modulation is selected, the FSYS must be below the maximum by MD (Modulation Depth Percentage), such that FSYS(max)=FSYS(1+MD%). Refer to the Reference Manual for the PLL programming details.

<sup>4.</sup> Jitter values reported in this table refer to the internal jitter, and do not include the contribution of the divider and the path to the output CLKOUT pin.

<sup>5. 1.25</sup> V±5%, application noise below 40 kHz at  $V_{DD\_LV}$  pin - no frequency modulation.

# 4.11 Oscillators

# 4.11.1 Crystal oscillator 40 MHz

Table 21. External 40 MHz oscillator electrical specifications

			_ ,		Va	alue	
Symbo	ı	С	Parameter	Conditions	Min	Max	- Unit
f <sub>XTAL</sub>	CC	D	Crystal frequency range <sup>(1)</sup>	_	4 <sup>(2)</sup>	8	MHz
					>8	20	
					>20	40	
t <sub>cst</sub>	CC	Т	Crystal start-up time (3),(4)	T <sub>J</sub> = 150 °C	_	5	ms
t <sub>rec</sub>	CC	D	Crystal recovery time <sup>(5)</sup>	<u>–</u>	_	0.5	ms
V <sub>IHEXT</sub>	CC	D	EXTAL input high voltage <sup>(6)</sup> (External Reference)	V <sub>REF</sub> = 0.29 * V <sub>DD_HV_OSC</sub>	V <sub>REF</sub> + 0.75	_	V
$V_{ILEXT}$	СС	D	EXTAL input low voltage <sup>6</sup> (External Reference)	$V_{REF} = 0.29 * V_{DD\_HV\_OSC}$	_	V <sub>REF</sub> - 0.75	V
C <sub>S_EXTAL</sub>	CC	D	Total on-chip stray capacitance on EXTAL pin <sup>(7)</sup>	_	3	7	pF
C <sub>S_XTAL</sub>	СС	D	Total on-chip stray capacitance on XTAL pin <sup>7</sup>	_	3	7	pF
g <sub>m</sub>	CC	Р	Oscillator transconductance	f <sub>XTAL</sub> = 4 - 8 MHz freq_sel[2:0] = 000	3.9	13.6	mA/V
		D		f <sub>XTAL</sub> = 5 - 10 MHz freq_sel[2:0] = 001	5	17.5	
		D		f <sub>XTAL</sub> = 10 – 15 MHz freq_sel[2:0] = 010	8.6	29.3	
		Р		f <sub>XTAL</sub> = 15 - 20 MHz freq_sel[2:0] = 011	14.4	48	
		D		f <sub>XTAL</sub> = 20 - 25 MHz freq_sel[2:0] = 100	21.2	69	
		D		f <sub>XTAL</sub> = 25 – 30 MHz freq_sel[2:0] = 101	27	86	
		D		f <sub>XTAL</sub> = 30 - 35 MHz freq_sel[2:0] = 110	33.5	115	
		Р		f <sub>XTAL</sub> = 35 - 40 MHz freq_sel[2:0] = 111	33.5	115	
V <sub>EXTAL</sub>	CC	D	Oscillation amplitude on the EXTAL pin after startup <sup>(8)</sup>	T <sub>J</sub> = -40 °C to 150 °C	0.5	1.8	V
V <sub>HYS</sub>	СС	D	Comparator hysteresis	T <sub>J</sub> = -40 °C to 150 °C	0.1	1.0	V
I <sub>XTAL</sub>	СС	D	XTAL current <sup>8,(9)</sup>	T <sub>J</sub> = -40 °C to 150 °C	_	14	mA



- 1. The range is selectable by UTEST miscellaneous DCF client XOSC\_FREQ\_SEL.
- The XTAL frequency, if used to feed the PPL0 (or PLL1), shall obey the minimum input frequency limit set for PLL0 (or PLL1).
- 3. This value is determined by the crystal manufacturer and board design, and it can potentially be higher than the maximum provided.
- 4. Proper PC board layout procedures must be followed to achieve specifications.
- 5. Crystal recovery time is the time for the oscillator to settle to the correct frequency after adjustment of the integrated load capacitor value.
- 6. Applies to an external clock input and not to crystal mode.
- 7. See crystal manufacturer's specification for recommended load capacitor (C<sub>L</sub>) values. The external oscillator requires external load capacitors when operating from 8 MHz to 16 MHz. Account for on-chip stray capacitance (C<sub>S EXTAL</sub>/C<sub>S XTAL</sub>) and PCB capacitance when selecting a load capacitor value. When operating at 20 MHz/40 MHz, the integrated load capacitor value is selected via S/W to match the crystal manufacturer's specification, while accounting for on-chip and PCB capacitance.
- 8. Amplitude on the EXTAL pin after startup is determined by the ALC block, that is the automatic level control circuit. The function of the ALC is to provide high drive current during oscillator startup, but reduce current after oscillation in order to reduce power, distortion, and RFI, and to avoid over driving the crystal. The operating point of the ALC is dependent on the crystal value and loading conditions.
- 9. I<sub>XTAL</sub> is the oscillator bias current out of the XTAL pin with both EXTAL and XTAL pins grounded. This is the maximum current during startup of the oscillator.

#### 4.11.2 RC oscillator 16 MHz

Table 22. Internal RC oscillator electrical specifications

Symbol		С	Parameter	Conditions		Value		Unit
Symbol			raiametei	Conditions	Min	Тур	Max	Oilit
f <sub>Target</sub>	CC	D	IRC target frequency	_		16	_	MHz
δf <sub>var_noT</sub>	CC	Р	IRC frequency variation without temperature compensation	T < 150 °C	<b>-</b> 5	_	5	%
δf <sub>var_T</sub>	СС	Т	IRC frequency variation with temperature compensation	T < 150 °C	-3		3	%
δf <sub>var_SW</sub>		Т	IRC software trimming accuracy	Trimming temperature	-0.5	<u>+</u> 0.3	0.5	%
T <sub>start_noT</sub>	CC	Т	Startup time to reach within f <sub>var_noT</sub>	Factory trimming already applied	_		5	μs
T <sub>start_T</sub>	CC	Т	Startup time to reach within f <sub>var_T</sub>	Factory trimming already applied	_	_	120	μs
I <sub>FIRC</sub>	СС	Т	Current consumption on HV power supply <sup>(1)</sup>	After T <sub>start_T</sub>	_	_	1200	μA

<sup>1.</sup> The actual consumption difference can be higher due to additional consumption of core logic clocked by RCOSC16M.

# 4.11.3 Low power RC oscillator

Table 23. 1024 kHz internal RC oscillator electrical characteristics


Symbol		С	Parameter	Conditions		Value		Unit
Syllibol	Gymbol		Farameter	Conditions	Min	Тур	Max	Uiii
F <sub>sirc</sub>	CC	Т	Slow Internal RC oscillator frequency	_	_	1024	_	kHz
δf <sub>var_T</sub>	СС	Р	Frequency variation across temperature	–40 °C < T < 150 °C	<b>-9</b>	_	+9	%
δf <sub>var_V</sub>	СС	Р	Frequency variation across voltage	–40 °C < T < 150 °C	<b>-</b> 5	_	+5	%
I <sub>sirc</sub>	СС	Т	Slow Internal RC oscillator current	T = 55 °C	_	_	6	μА
T <sub>sirc</sub>	CC	T	Start up time, after switching ON the internal regulator.	_	_	_	12	μS

# 4.12 ADC system

### 4.12.1 ADC input description

Figure 8 shows the input equivalent circuit for SARn and SARB channels.

Figure 8. Input equivalent circuit (Fast SARn and SARB channels)



All specifications in the following table are valid for the full input voltage range for the analog inputs.

Table 24. ADC pin specification

Symbol		С	Parameter	Conditions	Value		Unit
Symbol		C	raiailletei	Conditions	Min	Max	Ollit
R <sub>20KΩ</sub>	СС	D	Internal voltage reference source impedance.		16	30	ΚΩ
I <sub>LKG</sub>	СС	_	Input leakage current, two ADC channels on input-only pin.			electrical	
I <sub>INJ1</sub>	SR	_	Injection current on analog input preserving functionality at full or degraded performances.	See Operating Conditions chapter <i>Table 5: Operating conditions</i> , I <sub>INJ1</sub> parameter.			
C <sub>HV_ADC</sub>	SR	D	V <sub>DD_HV_ADV</sub> external capacitance.	See Power Management chapter <i>Table 27</i> components integration, C <sub>ADC</sub> parameter.			External
C <sub>P1</sub>	СС	D	Pad capacitance	See IO chapter <i>Table 10: I/O input electrical characteristics</i> , parameter C <sub>P1</sub> .			
C <sub>P2</sub>	СС	D	Internal routing capacitance —		_	2	pF

Value **Symbol** С **Conditions** Unit **Parameter** Min Max  $C_S$ CC D SAR ADC sampling capacitance 5 pF D CC 0 1.8 R<sub>SWn</sub> Analog switches resistance  $k\Omega$ ADC input analog switches CC D  $R_{AD}$ SARn 12bit 8.0  $\mathsf{k}\Omega$ resistance CC Common mode switch resistance D  $k\Omega$ R<sub>CMSW</sub> Sum of the two 9 resistances CC D **R**CMRL Common mode resistive ladder  $k\Omega$ Discharge resistance for ADC  $V_{DD\ HV\ IO} = 5.0\ V \pm 10\%$ 300 Ω R<sub>SAFEPD</sub><sup>(1)</sup> CC D input-only pins (strong pull-down 500  $V_{DD\ HV\ IO} = 3.3\ V \pm 10\%$ Ω for safety) To preserve the accuracy of the ADC, it is necessary that analog input pins have low AC impedance. Placing a capacitor with good high frequency characteristics at the input pin of the device can be External capacitance at the pad SR effective: the capacitor should be as large as  $C_{EXT}$ input pin possible. This capacitor contributes to attenuating the noise present on the input pin. The impedance relative to the signal source can limit the ADC's sample rate.

Table 24. ADC pin specification (continued)

### 4.12.2 SAR ADC 12 bit electrical specification

The SARn ADCs are 12-bit successive approximation register analog-to-digital converters with full capacitive DAC. The SARn architecture allows input channel multiplexing.

Note:

The functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maximum may affect device reliability or cause permanent damage to the device.

Table 25. SARn ADC electrical specification

Symbol		С	Parameter	Conditions	Va	Unit	
Symbol		)	Farameter	Min Max		Max	Ullit
f	SR	Р	Clock frequency	Standard frequency mode	7.5	13.33	MHz
f <sub>ADCK</sub>	SK	Т	Clock frequency	High frequency mode	>13.33	16.0	IVITZ
t <sub>ADCINIT</sub>	SR	_	ADC initialization time	_	1.5	_	μs
t <sub>ADCBIASINIT</sub>	SR		ADC BIAS initialization time	_	5	_	μs
<b>+</b>	SR	т	ADC decharge time	Fast channel	1/f <sub>ADCK</sub>	_	116
<sup>T</sup> ADCPRECH	SIX	'	ADO decharge time	Standard channel	2/f <sub>ADCK</sub>	_	μs



45/111

It enables discharge of up to 100 nF from 5 V every 300 ms. Refer to the device pinout Microsoft<sup>®</sup> Excel<sup>®</sup> file attached to the IO\_Definition document for the pads supporting it.

Table 25. SARn ADC electrical specification (continued)

Oh. a l			D	0	Va	lue	11					
Symbol		С	Parameter	Conditions	Min	Max	Unit					
ΔV <sub>PRECH</sub>	SR	D	Decharge voltage precision	T <sub>J</sub> < 150 °C	0	0.25	V					
R <sub>20KΩ</sub>	СС	D	Internal voltage reference source impedance	_	16	30	ΚΩ					
ΔV <sub>INTREF</sub>	СС	Р	Internal reference voltage precision	Applies to all internal reference points  (V <sub>SS_HV_ADR</sub> , 1/3 * V <sub>DD_HV_ADR</sub> , 2/3 * V <sub>DD_HV_ADR</sub> , V <sub>DD_HV_ADR</sub> )	-0.20	0.20	V					
		Р		Fast channel – 12-bit configuration	6/f <sub>ADCK</sub>							
				Fast channel – 10-bit configuration mode 1 <sup>(2)</sup> (Standard frequency mode only)	6/f <sub>ADCK</sub>							
				Fast channel – 10-bit configuration mode 2 <sup>(3)</sup> (Standard frequency mode only)	5/f <sub>ADCK</sub>							
									Fast channel – 10-bit configuration mode 3 <sup>(4)</sup> (High frequency mode only)	6/f <sub>ADCK</sub>		
t <sub>ADCSAMPLE</sub>	SR		ADC sample time <sup>(1)</sup>	Standard channel– 12-bit configuration	12/f <sub>ADCK</sub>	_	μs					
								D	Standard channel– 10-bit configuration mode 1 <sup>2</sup> (Standard frequency mode only)	12/f <sub>ADCK</sub>		
							Standard channel – 10-bit configuration mode 2 <sup>3</sup> (Standard frequency mode only)	10/f <sub>ADCK</sub>				
				Standard channel – 10-bit configuration mode 3 <sup>4</sup> (High frequency mode only)	12/f <sub>ADCK</sub>							
			Conversion of BIAS test channels through 20 $\mbox{k}\Omega$ input.	40/f <sub>ADCK</sub>								
t <sub>ADCEVAL</sub>	SR	Р	ADC evaluation time	12-bit configuration	12/f <sub>ADCK</sub>	_	μs					
ADCEVAL		D	o oralidation time	10-bit configuration	10/f <sub>ADCK</sub>	_	PO					

Table 25. SARn ADC electrical specification (continued)

Cumbal		С	Parameter Conditions	Va	lue	Unit		
Symbol			Parameter	Conditions	Min	Max	Unit	
I <sub>ADCREFH</sub> (5),(6)	СС	Т	ADC high reference current	Run mode (average across all codes)	_	7	μА	
			Current	Power Down mode	_	1		
I <sub>ADCREFL</sub> 6	CC	CC D	ADC low reference	Run mode $V_{DD\_HV\_ADR\_S} \le 5.5 \text{ V}$	_	15	- μΑ	
'ADCREFL				current	Power Down mode $V_{DD\_HV\_ADR\_S} \le 5.5 \text{ V}$	_	1	μΛ
1 6	СС	Р	V <sub>DD HV ADV</sub> power	Run mode	_	4.0	mA	
I <sub>ADV_S</sub> 6		D	supply current	Power Down mode	_	0.04	111/4	
		Т		T <sub>J</sub> < 150 °C, V <sub>DD_HV_ADV</sub> > 3 V, V <sub>DD_HV_ADR_S</sub> > 3 V	-4	4		
	СС	Р	Total unadjusted error	T <sub>J</sub> < 150 °C, V <sub>DD_HV_ADV</sub> > 3 V, V <sub>DD_HV_ADR_S</sub> > 3 V	-6	6	LSB	
TUE <sub>12</sub>		CC	CC T		configuration <sup>(7)</sup>	T <sub>J</sub> < 150 °C, V <sub>DD_HV_ADV</sub> > 3 V, 3 V > V <sub>DD_HV_ADR_S</sub> > 2 V	-6	6
		D	High frequency mode,  T <sub>J</sub> < 150 °C,  V <sub>DD_HV_ADV</sub> > 3 V,  V <sub>DD_HV_ADR_S</sub> > 3 V	-12	12			
		D		Mode 1, T <sub>J</sub> < 150 °C, V <sub>DD_HV_ADV</sub> > 3 V V <sub>DD_HV_ADR_S</sub> > 3 V	-1.5	1.5		
TUE <sub>10</sub> CC	cc -		D	Total unadjusted error	Mode 1, $T_J$ < 150 °C, $V_{DD\_HV\_ADV} > 3 V$ , $3 V > V_{DD\_HV\_ADR\_S} > 2 V$	-2.0	2.0	LSB
		С	in 10-bit configuration <sup>(7)</sup>	Mode 2, T <sub>J</sub> < 150 °C, V <sub>DD_HV_ADV</sub> > 3 V V <sub>DD_HV_ADR_S</sub> > 3 V	-3.0	3.0	(10b)	
	С		Mode 3, T <sub>J</sub> < 150 °C, V <sub>DD_HV_ADV</sub> > 3 V V <sub>DD_HV_ADR_S</sub> > 3 V	-4.0	4.0			

Table 25. SARn ADC electrical specification (continued)

Oh. al.			Barrantan	O andiki ana	Va	lue	11:4
Symbol		С	Parameter	Conditions	Min	Max	- Unit
				$\begin{aligned} &V_{\text{IN}} < V_{\text{DD\_HV\_ADV}} \\ &V_{\text{DD\_HV\_ADR}} - V_{\text{DD\_HV\_ADV}} \\ &\in \left[0.25 \text{ mV}\right] \end{aligned}$	<b>–</b> 1	1	
				$ \begin{aligned} & V_{\text{IN}} < V_{\text{DD\_HV\_ADV}} \\ & V_{\text{DD\_HV\_ADR}} - V_{\text{DD\_HV\_ADV}} \\ & \in \left[ 25:50 \text{ mV} \right] \end{aligned} $	-2	2	
				$\begin{aligned} & V_{\text{IN}} < V_{\text{DD\_HV\_ADV}} \\ & V_{\text{DD\_HV\_ADR}} - V_{\text{DD\_HV\_ADV}} \\ & \in [50:75 \text{ mV}] \end{aligned}$	-4	4	
				V <sub>IN</sub> < V <sub>DD_HV_ADV</sub> V <sub>DD_HV_ADR</sub> − V <sub>DD_HV_ADV</sub> ∈ [75:100 mV]	-6	6	
ΔTUE <sub>12</sub>	СС	D	TUE degradation due to V <sub>DD_HV_ADR</sub> offset with respect to V <sub>DD_HV_ADV</sub>	$\begin{aligned} & V_{DD\_HV\_ADV} < V_{IN} < \\ & V_{DD\_HV\_ADR} \\ & V_{DD\_HV\_ADR} - V_{DD\_HV\_ADV} \\ & \in [0:25 \text{ mV}] \end{aligned}$	-2.5	2.5	LSB (12b)
				$\begin{aligned} & V_{DD\_HV\_ADV} < V_{IN} < \\ & V_{DD\_HV\_ADR} \\ & V_{DD\_HV\_ADR} - V_{DD\_HV\_ADV} \\ & \in [25:50 \text{ mV}] \end{aligned}$	-4	4	
				$\begin{aligned} & V_{DD\_HV\_ADV} < V_{IN} < \\ & V_{DD\_HV\_ADR} \\ & V_{DD\_HV\_ADR} - V_{DD\_HV\_ADV} \\ & \in [50:75 \text{ mV}] \end{aligned}$	-7	7	
				$\begin{aligned} & V_{DD\_HV\_ADV} < V_{IN} < \\ & V_{DD\_HV\_ADR} \\ & V_{DD\_HV\_ADR} - V_{DD\_HV\_ADV} \\ & \in [75:100 \text{ mV}] \end{aligned}$	-12	12	
DNL <sup>(8)</sup>	СС	Р	Differential non-	Standard frequency mode, V <sub>DD_HV_ADV</sub> > 4 V V <sub>DD_HV_ADR_S</sub> > 4 V	-1	2	LSB
DINE		Т	linearity	High frequency mode, V <sub>DD_HV_ADV</sub> > 4 V V <sub>DD_HV_ADR_S</sub> > 4 V	-1	2	(12b)

Minimum ADC sample times are dependent on adequate charge transfer from the external driving circuit to the internal sample capacitor. The time constant of the entire circuit must allow the sampling capacitor to charge within 1/2 LSB within the sampling window. Refer to *Table 8* for models of the internal ADC circuit, and the values to use in external RC sizing and calculating the sampling window duration.

- 2. Mode1: 6 sampling cycles + 10 conversion cycles at 13.33 MHz.
- 3. Mode2: 5 sampling cycles + 10 conversion cycles at 13.33 MHz.
- 4. Mode3: 6 sampling cycles + 10 conversion cycles at 16 MHz.
- I<sub>ADCREFH</sub> and I<sub>ADCREFL</sub> are independent from ADC clock frequency. It depends on conversion rate: consumption is driven by the transfer of charge between internal capacitances during the conversion.
- 6. Current parameter values are for a single ADC.

- 7. TUE is granted with injection current within the range defined in *Table 24*, for parameters classified as T and D.
- 8. DNL is granted with injection current within the range defined in *Table 24*, for parameters classified as T and D.



### 4.13 Power management

The power management module monitors the different power supplies as well as it generates the required internal supplies. The device can operate in the following configurations:

				.90	a.a.c.c		
Device	External regulator	Internal SMPS regulator	Internal linear regulator external ballast	Internal linear regulator internal ballast	Auxiliary regulator	Clamp regulator	Internal standby regulator <sup>(1)</sup>
SPC582Bx	_	_	_	Х	_	_	Х

Table 26. Power management regulators

### 4.13.1 Power management integration

Use the integration schemes provided below to ensure the proper device function, according to the selected regulator configuration.

The internal regulators are supplied by  $V_{DD\_HV\_IO\_MAIN}$  supply and are used to generate  $V_{DD\_LV}$  supply.

Place capacitances on the board as near as possible to the associated pins and limit the serial inductance of the board to less than 5 nH.

It is recommended to use the internal regulators only to supply the device itself.

<sup>1.</sup> Standby regulator is automatically activated when the device enters standby mode.

 $\mathsf{C}_\mathsf{FLA}$  $\mathsf{C}_{\mathsf{BV}}$ VSS VDD\_HV\_IO VSS Main Reg VDD\_LV VSS VSS\_HV\_ADV VDD\_HV\_ADV

Figure 9. Internal regulator with internal ballast mode




Figure 10. Standby regulator with internal ballast mode

Table 27. External components integration

Table 21: External components integration								
Symbo		С	Parameter	Conditions <sup>(1)</sup>		Value		Unit
Symbo	1	٥	raiailletei	Conditions	Min	Тур	Max	Ullit
	Common Components		components					
C <sub>E</sub>	SR	D	Internal voltage regulator stability external capacitance <sup>(2)</sup> (3)	_	_	1	_	μF
R <sub>E</sub>	SR	D	Stability capacitor equivalent serial resistance	Total resistance including board track	5	_	50	mΩ
$C_LVn$	SR	D	Internal voltage regulator decoupling external capacitance (2) (4) (5)	Each V <sub>DD_LV</sub> /V <sub>SS</sub> pair		100		nF
R <sub>LVn</sub>	SR	D	Stability capacitor equivalent serial resistance	_	_	_	50	mΩ
C <sub>BV</sub>	SR	D	Bulk capacitance for HV supply (2)	on one V <sub>DD_HV_IO_MAIN</sub> / V <sub>SS</sub> pair		4.7	_	μF
C <sub>HVn</sub>	SR	D	Decoupling capacitance for ballast and IOs <sup>(2)</sup>	on all $V_{DD\_HV\_IO}/V_{SS}$ and $V_{DD\_HV\_ADR}/V_{SS}$ pairs		100	_	nF

Table 27. External components integration (continued)

Sumb a	Symbol (		Dorometer	Conditions <sup>(1)</sup>			Unit	
Symbo		С	Parameter	Conditions	Min	Тур	Max	Unit
C <sub>FLA</sub>	SR	D	Decoupling capacitance for Flash supply (2) (6)	_	_	10	_	nF
C <sub>ADC</sub>	SR	D	ADC supply external capacitance <sup>2</sup> (6)	V <sub>DD_HV_ADV/</sub> V <sub>SS_HV_ADV</sub> pair	_	0.5	_	μF

- 1.  $V_{DD}$  = 3.3 V ± 10% / 5.0 V ± 10%,  $T_J$  = -40 / 150 °C, unless otherwise specified.
- $2. \quad \text{Recommended X7R or X5R ceramic } -50\% \text{ / } +35\% \text{ variation across process, temperature, voltage and after aging.}$
- 3. CE capacitance is required both in internal and external regulator mode.
- 4. For noise filtering, add a high frequency bypass capacitance of 10 nF.
- 5. For applications it is recommended to implement at least 5  $\mathrm{C}_{\mathrm{LV}}$  capacitances.
- 6. Recommended X7R capacitors. For noise filtering, add a high frequency bypass capacitance of 100 nF.



# 4.13.2 Voltage regulators

Table 28. Linear regulator specifications

Symbol		С	Parameter	Conditions		Value		Unit
Symbol		د	Parameter	Conditions	Min	Тур	Max	Unit
V	СС	Р	Main regulator output voltage	Power-up, before trimming, no load	1.13	1.21	1.29	V
V <sub>MREG</sub>	СС	Р	wani regulator output voltage	After trimming, maximum load	1.09	1.19	1.26	V
IDD <sub>MREG</sub>	СС	Т	Main regulator current provided to $V_{DD\_LV}$ domain  The maximum current required by the device $(I_{DD\_LV})$ may exceed the maximum current which can be provided by the internal linear regulator. In this case, the internal regulator mode cannot be used.	_	_	_	85	mA
IDD <sub>CLAMP</sub>	СС	D	Main regulator rush current sinked from V <sub>DD_HV_IO_MAIN</sub> domain during V <sub>DD_LV</sub> domain loading	Power-up condition	_	_	40	mA
ΔIDD <sub>MREG</sub>	СС	Т	Main regulator output current variation	20 μs observation window	-50		50	mA
I <sub>MREGINT</sub>	СС	D	Main regulator current	I <sub>MREG</sub> = max	_	_	1.1	mA
'MKEGIN I		D	consumption	I <sub>MREG</sub> = 0 mA	_	_	1.1	1117 (

Table 29. Standby regulator specifications

Symbol	Symbol		Parameter	Conditions			Unit	
Symbol		С	raiailletei	Conditions	Min	Тур	Max	Oilit
V <sub>SBY</sub>	СС	Р	Standby regulator output voltage	After trimming, maximum load	0.92	0.98	1.19	V
IDD <sub>SBY</sub>	СС	Т	Standby regulator current provided to V <sub>DD_LV</sub> domain	_	_	0.984	5	mA

# 4.13.3 Voltage monitors

The monitors and their associated levels for the device are given in *Table 30*. *Figure 11* illustrates the workings of voltage monitoring threshold.




Figure 11. Voltage monitor threshold definition

Table 30. Voltage monitor electrical characteristics

Cumbal		С	Supply/Parameter <sup>(1)</sup>	Conditions		Value <sup>(2)</sup>		Unit
Symbol		C	Supply/Parameter 7	Conditions	Min	Тур	Max	Unit
			PowerOn reset	HV				
V <sub>POR200_C</sub>	СС	Р	V <sub>DD_HV_IO_MAIN</sub>	_	1.80	2.02	2.40	V
			Minimum voltage dete	ectors HV				
V <sub>MVD270_C</sub>	СС	Р	V <sub>DD_HV_IO_MAIN</sub>	_	2.71	2.76	2.80	V
V <sub>MVD270_F</sub>	CC	Р	$V_{DD\_HV\_FLA}$	_	2.71	2.76	2.80	V
V <sub>MVD270_SBY</sub>	CC	Ρ	V <sub>DD_HV_IO_MAIN</sub> (in Standby)	_	2.68	2.76	2.84	V
			Low voltage detect	tors HV				
V <sub>LVD290_C</sub>	СС	Р	V <sub>DD_HV_IO_MAIN</sub>	_	2.89	2.94	2.99	V
V <sub>LVD290_F</sub>	СС	Р	$V_{DD\_HV\_FLA}$	_	2.89	2.94	2.99	V
V <sub>LVD290_AS</sub>	СС	Р	V <sub>DD_HV_ADV</sub> (ADCSAR pad)	_	2.89	2.94	2.99	V
V <sub>LVD400_AS</sub>	CC	Ρ	V <sub>DD_HV_ADV</sub> (ADCSAR pad)	_	4.15	4.23	4.31	V
V <sub>LVD400_IM</sub>	СС	Ρ	V <sub>DD_HV_IO_MAIN</sub>	_	4.15	4.23	4.31	V



Table 30. Voltage monitor electrical characteristics (continued)

Cumbal		С	Supply/Parameter <sup>(1)</sup>	Conditions		Value <sup>(2)</sup>		l lmit
Symbol		٥	Supply/Farameter /	Conditions	Min	Тур	Max	Unit
			Minimum voltage det	ectors LV				
V <sub>MVD082_C</sub>	CC	Р	$V_{DD\_LV}$	_	0.85	0.88	0.91	V
V <sub>MVD094_C</sub>	CC	Р	$V_{DD\_LV}$	_	0.98	1.00	1.02	V
V <sub>MVD094_FA</sub>	CC	Р	V <sub>DD_LV</sub> (Flash)	_	1.00	1.02	1.04	V
V <sub>MVD094_FB</sub>	CC	Р	V <sub>DD_LV</sub> (Flash)	_	1.00	1.02	1.04	V
			Low voltage detec	tors LV				
V <sub>LVD100_C</sub>	CC	Р	$V_{DD\_LV}$	_	1.06	1.08	1.11	V
V <sub>LVD100_SB</sub>	CC	Р	V <sub>DD_LV</sub> (In standby)	_	0.91	0.93	0.95	V
V <sub>LVD100_F</sub>	CC	Ρ	V <sub>DD_LV</sub> (Flash)	_	1.08	1.10	1.12	V
			High voltage detec	tors LV				
V <sub>HVD134_C</sub>	CC	Ρ	$V_{DD\_LV}$	_	1.28	1.31	1.33	V
			Upper voltage dete	ctors LV				
V <sub>UVD140_C</sub>	CC	Ρ	$V_{DD\_LV}$	_	1.34	1.37	1.39	V
			Common					
T <sub>VMFILTER</sub>	CC	D	Voltage monitor filter <sup>(3)</sup>	_	5		25	μs

Even if LVD/HVD monitor reaction is configurable, the application ensures that the device remains in the operative condition range. If the internal LVDx monitors are disabled by the application, then an external voltage monitor with minimum threshold of VDD\_LV (min) = 1.08 V (measured at the device pad) has to be implemented.
 For HVDx, if the application disables them, then they need to grant that VDD\_LV and VDD\_HV voltage levels stay withing the limitations provided in Section 4.2: Absolute maximum ratings.

<sup>2.</sup> The values reported are Trimmed values, where applicable.

See Figure 11. Transitions shorter than minimum are filtered. Transitions longer than maximum are not filtered, and will be
delayed by T<sub>VMFILTER</sub> time. Transitions between minimum and maximum can be filtered or not filtered, according to
temperature, process and voltage variations.

# 4.14 Flash

The following table shows the wait state configuration.

Table 31. Wait state configuration

RWSC	CORE FREQUENCY (MHZ)
2	f <u>&lt;</u> 80
1	f <u>&lt;</u> 54
0	f <u>&lt;</u> 27

The following table shows the program/erase characteristics.

Table 32. Flash memory program and erase specifications

	Table 32. Trasii illeli					Val								
Symbol	Characteristics <sup>(1)(2)</sup>	(2)		Init	ial max		Typical	Lifetime max <sup>(5)</sup>			Unit			
		Typ <sup>(3)</sup>	С	25 °C (6)	All temp (7)	С	end of life <sup>(4)</sup>	< 1 K cycles	≤250 K cycles	С	,			
t <sub>dwprogram</sub>	Double word (64 bits) program time [packaged part]	51	С	156	_	_	168	5	00	С	μs			
t <sub>pprogram</sub>	Page (256 bits) program time	86	С	288	_	_	288	10	000	С	μs			
t <sub>pprogrameep</sub>	Page (256 bits) program time Data Flash - EEPROM (partition 1) [Packaged part]	100	С	316	_	_	331	10	1000			1000		μs
t <sub>qprogram</sub>	Quad page (1024 bits) program time	264	С	1248	1440	Р	1020	2000		2000		С	μs	
<sup>t</sup> qprogrameep	Quad Page (1024 bits) program time Data Flash - EEPROM (partition 1) [Packaged part]	294	С	1368	1584	Р	1173	2000		С	μs			
t <sub>16kpperase</sub>	16 KB block pre-program and erase time	230	С	500	550	Р	265	1000	_	С	ms			
t <sub>32kpperase</sub>	32 KB block pre-program and erase time	320	С	584	670	Р	370	1200	_	С	ms			
t <sub>64kpperase</sub>	64 KB block pre-program and erase time	500	С	800	850	Р	575	1600	_	С	ms			
t <sub>128kpperase</sub>	128 KB block pre-program and erase time	850	С	1520	1870	Р	930	4000	_	С	ms			
_	_	_	С	_	_	Р	_	_	_	С	ms			
t <sub>16kprogram</sub>	16 KB block program time	40	С	54	60	Р	48	1000	_	С	ms			
t <sub>32kprogram</sub>	32 KB block program time	80	С	108	120	Р	90	1200	_	С	ms			
t <sub>64kprogram</sub>	64 KB block program time	162	С	210	240	Р	180	1600	_	С	ms			



DS11597 Rev 5 57/111

Table 32. Flash memory program and erase specifications (continued)

	Table 32. Flash memory p				•	Val					
Symbol	Characteristics <sup>(1)(2)</sup>	(3)		Init	ial max		Typical		etime ax <sup>(5)</sup>		Unit
		Typ <sup>(3)</sup>	С	25 °C (6)	All temp (7)	С	end of life <sup>(4)</sup>	< 1 K cycles	≤250 K cycles	С	
t <sub>128kprogram</sub>	128 KB block program time	324	С	420	516	Р	360	2000	_	С	ms
_	_	_	С	_	_	Р	_	_		С	ms
t <sub>16kprogrameep</sub>	Program 16 KB Data Flash - EEPROM (partition 1) [Packaged part]	47	С	62	70	Р	77	1	750	С	ms
t <sub>16keraseeep</sub>	Erase 16 KB Data Flash - EEPROM (partition 1) [Packaged part]	250	С	584	864	Р	475	30	600	С	ms
t <sub>prr</sub>	Program rate <sup>(8)</sup>	2.59	С	3.36	4.12	С	2.88			С	s/M B
t <sub>err</sub>	Erase rate <sup>(8)</sup>	6.8	С	12.1	14.9	С	7.44		_	С	s/M B
t <sub>prfm</sub>	Program rate Factory Mode <sup>(8)</sup>	1.76	С	2.25	2.75	С	_	_		С	s/M B
t <sub>erfm</sub>	Erase rate Factory Mode <sup>(8)</sup>	5.0	С	8.2	9.8	С	_		_	С	s/M B
t <sub>ffprogram</sub>	Full flash programming time <sup>(9)</sup>	2.59	С	3.37	4.12	Р	2.89	_	_	С	s
t <sub>fferase</sub>	Full flash erasing time <sup>(9)</sup>	5.16	С	13.8	16.4	Р	7.81	_	_	С	s
t <sub>ESRT</sub>	Erase suspend request rate <sup>(10)</sup>	200	Т	_	_	_	_		_	_	μs
t <sub>PSRT</sub>	Program suspend request rate <sup>(10)</sup>	30	Т	_	_	_	_		_	_	μs
t <sub>AMRT</sub>	Array integrity Check - Margin Read suspend request rate	15	Т	_	_	_	_			_	μs
t <sub>PSUS</sub>	Program suspend latency <sup>(11)</sup>	_	_	_	_	_	_		12	Т	μs
t <sub>ESUS</sub>	Erase suspend latency <sup>(11)</sup>	_	_	_	_	_	_	:	22	Т	μs
t <sub>AIC0S</sub>	Array integrity check (1.0 MB, sequential) <sup>(12)</sup>	60	Т	_	_	_	_	_	_	_	ms
t <sub>AIC256KS</sub>	Array integrity check (128 KB, sequential) <sup>(12)</sup>	2.5	Т	_	_	_	_	_	_	_	ms
t <sub>AIC0P</sub>	Array integrity check (1.0 MB, proprietary) <sup>(12)</sup>	7.2	Т	_	_	_	_	_	_	_	s
t <sub>MR0S</sub>	Margin read (1.0 MB, sequential) <sup>(12)</sup>	300	Т	_	_	-	_	_	_	_	ms
t <sub>MR256KS</sub>	Margin read (256 KB, sequential) <sup>(12)</sup>	12.5	Т	_	_	_	_	_	_	_	ms

- 1. Characteristics are valid both for data flash and code flash, unless specified in the characteristics column.
- 2. Actual hardware operation times; this does not include software overhead.
- Typical program and erase times assume nominal supply values and operation at 25 °C.
- Typical end of Life program and erase times represent the median performance and assume nominal supply values. Typical end of Life program and erase values may be used for throughput calculations. These values are characteristic, but not tested.
- 5. Lifetime maximum program and erase times apply across the voltages and temperatures and occur after the specified number of program/erase cycles. These maximum values are characterized but not tested or guaranteed.
- 6. Initial factory condition: < 100 program/erase cycles, 25 °C typical junction temperature and nominal (± 5%) supply
- 7. Initial maximum "All temp" program and erase times provide guidance for time-out limits used in the factory and apply for less than or equal to 100 program or erase cycles, –40 °C < TJ < 150 °C junction temperature and nominal (± 5%) supply voltages.
- 8. Rate computed based on 256 KB sectors.
- 9. Only code sectors, not including EEPROM.
- 10. Time between suspend resume and next suspend. Value stated actually represents minimum value specification.
- 11. Timings guaranteed by design.
- 12. AIC is done using system clock, thus all timing is dependent on system frequency and number of wait states. Timing in the table is calculated at max frequency.

All the flash operations require the presence of the system clock for internal synchronization. About 50 synchronization cycles are needed: this means that the timings of the previous table can be longer if a low frequency system clock is used.

Table 33. Flash memory life specification

Symbol	Characteristics <sup>(1)</sup> (2)		V	alue		Unit
Symbol	Characteristics	Min	С	Тур	С	Unit
N <sub>CER16K</sub>	16 KB CODE flash endurance	10	_	100	_	Kcycles
N <sub>CER32K</sub>	32 KB CODE flash endurance	10	_	100	_	Kcycles
N <sub>CER64K</sub>	64 KB CODE flash endurance	10	_	100	_	Kcycles
N <sub>CER128K</sub>	128 KB CODE flash endurance	1	_	100	_	Kcycles
N	128 KB CODE flash endurance	1	_	100	_	Kcycles
N <sub>CER256K</sub>	128 KB CODE flash endurance <sup>(3)</sup>	10	_	100	_	Kcycles
N <sub>DER64K</sub>	16 KB DATA EEPROM flash endurance	250	_	_	_	Kcycles
t <sub>DR1k</sub>	Minimum data retention blocks with 0 - 1,000 P/E cycles	25	_	_	_	Years
t <sub>DR10k</sub>	Minimum data retention blocks with 1,001 - 10,000 P/E cycles	20	_	_	_	Years
t <sub>DR100k</sub>	Minimum data retention blocks with 10,001 - 100,000 P/E cycles	15	_	_	_	Years
t <sub>DR250k</sub>	Minimum data retention blocks with 100,001 - 250,000 P/E cycles	10	_	_	_	Years

- 1. Program and erase cycles supported across specified temperature specs.
- 2. It is recommended that the application enables the core cache memory.
- 3. 10K cycles on 4-256 KB blocks is not intended for production. Reduced reliability and degraded erase time are possible.



DS11597 Rev 5 59/111

# 4.15 AC Specifications

All AC timing specifications are valid up to 150 °C, except where explicitly noted.

# 4.15.1 Debug and calibration interface timing

### 4.15.1.1 JTAG interface timing

Table 34. JTAG pin AC electrical characteristics

# Symbo		mbol		Symbol		Symbol C Characteristic		Value	(1),(2)	Unit
#	# Symbol		C	Characteristic	Min	Min Max				
1	$t_{JCYC}$	СС	D	TCK cycle time	100	_	ns			
2	t <sub>JDC</sub>	СС	Т	TCK clock pulse width	40	60	%			
3	t <sub>TCKRISE</sub>	СС	D	TCK rise and fall times (40%–70%)	_	3	ns			
4	t <sub>TMSS</sub> , t <sub>TDIS</sub>	СС	D	TMS, TDI data setup time	5		ns			
5	t <sub>TMSH</sub> , t <sub>TDIH</sub>	СС	D	TMS, TDI data hold time	5	_	ns			
6	t <sub>TDOV</sub>	OV CC D		TCK low to TDO data valid	_	15 <sup>(3)</sup>	ns			
7	t <sub>TDOI</sub>	СС	CC D TCK low to TDO data invalid		0	_	ns			
8	t <sub>TDOHZ</sub>	СС	D	TCK low to TDO high impedance	_	15	ns			
9	t <sub>JCMPPW</sub>	СС	D	JCOMP assertion time	100	_	ns			
10	t <sub>JCMPS</sub>	СС	D	JCOMP setup time to TCK low	40	_	ns			
11	t <sub>BSDV</sub>	СС	D	TCK falling edge to output valid	_	600 <sup>(4)</sup>	ns			
12	t <sub>BSDVZ</sub> CC C		D	TCK falling edge to output valid out of high impedance	_	600	ns			
13	t <sub>BSDHZ</sub> CC D TCK falling edge to output high impedance		_	600	ns					
14	t <sub>BSDST</sub>	СС	D	Boundary scan input valid to TCK rising edge		_	ns			
15	t <sub>BSDHT</sub>	СС	D	TCK rising edge to boundary scan input invalid	15	_	ns			

<sup>1.</sup> These specifications apply to JTAG boundary scan only. See Table 35 for functional specifications.


JTAG timing specified at V<sub>DD\_HV\_IO\_JTAG</sub> = 4.0 to 5.5 V and max. loading per pad type as specified in the I/O section of the datasheet.

<sup>3.</sup> Timing includes TCK pad delay, clock tree delay, logic delay and TDO output pad delay.

<sup>4.</sup> Applies to all pins, limited by pad slew rate. Refer to IO delay and transition specification and add 20 ns for JTAG delay.

Figure 12. JTAG test clock input timing






TCK

JCOMP

9

Figure 14. JTAG JCOMP timing

Figure 15. JTAG boundary scan timing



#### 4.15.1.2 Nexus interface timing

Table 35. Nexus debug port timing

				rabio od. Hokao aobag port immig			
#	# Symbol		С	Characteristic	Valu	ıe <sup>(1)</sup>	Unit
#				Characteristic	Min	Max	
7	t <sub>EVTIPW</sub>	СС	D	EVTI pulse width	4	_	t <sub>CYC</sub> <sup>(2)</sup>
8	t <sub>EVTOPW</sub>	СС	D	EVTO pulse width	40	_	ns
				TCK cycle time	2(3),(4)		t <sub>CYC</sub> <sup>2</sup>
9	t <sub>TCYC</sub>	СС	D	Absolute minimum TCK cycle time <sup>(5)</sup> (TDO sampled on posedge of TCK)	40 <sup>(6)</sup>	_	no
				Absolute minimum TCK cycle time $^{(7)}$ (TDO sampled on negedge of TCK)	20 <sup>6</sup>	_	ns
11	t <sub>NTDIS</sub>	СС	D	TDI data setup time	5	_	ns
12	t <sub>NTDIH</sub>	СС	D	TDI data hold time	5	_	ns
13	t <sub>NTMSS</sub>	СС	D	TMS data setup time	5	_	ns
14	t <sub>NTMSH</sub>	СС	D	TMS data hold time	5	_	ns
15	_	СС	D	DO propagation delay from falling edge of TCK <sup>(8)</sup>		16	ns
16	_	СС	D	TDO hold time with respect to TCK falling edge (minimum TDO propagation delay)	2.25	_	ns

Nexus timing specified at V<sub>DD\_HV\_IO\_JTAG</sub> = 3.0 V to 5.5 V, and maximum loading per pad type as specified in the I/O section of the data sheet.

- 7. This value is TDO propagation time 16 ns + 4 ns setup time to sampling edge.
- 8. Timing includes TCK pad delay, clock tree delay, logic delay and TDO output pad delay.

4

63/111

<sup>2.</sup>  $t_{CYC}$  is system clock period.

<sup>3.</sup> Achieving the absolute minimum TCK cycle time may require a maximum clock speed (system frequency / 8) that is less than the maximum functional capability of the design (system frequency / 4) depending on the actual peripheral frequency being used. To ensure proper operation TCK frequency should be set to the peripheral frequency divided by a number greater than or equal to that specified here.

<sup>4.</sup> This is a functionally allowable feature. However, it may be limited by the maximum frequency specified by the absolute minimum TCK period specification.

<sup>5.</sup> This value is TDO propagation time 36 ns + 4 ns setup time to sampling edge.

<sup>6.</sup> This may require a maximum clock speed (system frequency / 8) that is less than the maximum functional capability of the design (system frequency / 4) depending on the actual system frequency being used.

Figure 16. Nexus output timing





Figure 17. Nexus event trigger and test clock timings






Figure 18. Nexus TDI, TMS, TDO timing

4.15.1.3 External interrupt timing (IRQ pin)

Table 36. External interrupt timing

Characteristic	Symbol	Min	Max	Unit
IRQ pulse width low	t <sub>IPWL</sub>	3	_	t <sub>cyc</sub>
IRQ pulse width high	t <sub>IPWH</sub>	3	_	t <sub>cyc</sub>
IRQ edge to edge time <sup>(1)</sup>	t <sub>ICYC</sub>	6	_	t <sub>cyc</sub>

<sup>1.</sup> Applies when IRQ pins are configured for rising edge or falling edge events, but not both.

Figure 19. External interrupt timing





Figure 20. External interrupt timing



# 4.15.2 DSPI timing with CMOS pads

DSPI channel frequency support is shown in *Table 37*.

Timing specifications are shown in the tables below.

Max usable frequency (MHz)<sup>(2),(3)</sup> DSPI use mode<sup>(1)</sup> DSPI\_0, DSPI\_1, Full duplex - Classic timing (Table 38) 10 DSPI\_2, DSPI\_3, DSPI\_0, DSPI\_1, Full duplex - Modified timing (Table 39) 10 DSPI 2, DSPI 3, CMOS (Master mode) Output only mode (SCK/SOUT/PCS) (Table 38 and DSPI\_0, DSPI\_1, 10 DSPI\_2, DSPI\_3, Table 39) DSPI 0, DSPI 1, Output only mode TSB mode (SCK/SOUT/PCS) 10 DSPI\_2, DSPI\_3, CMOS (Slave mode full duplex) (Table 40) 10

Table 37. DSPI channel frequency support

#### 4.15.2.1 DSPI master mode full duplex timing with CMOS pads

#### 4.15.2.1.1 DSPI CMOS master mode - classic timing

Note:

In the following table, all output timing is worst case and includes the mismatching of rise and fall times of the output pads.

Table 38. DSPI CMOS master classic timing (full duplex and output only)

MTFE = 0, CPHA = 0 or 1

#	Symbol		_	C Characteristic	Con	dition	Value	<sub>2</sub> (1)	Unit				
#			C	Characteristic	Pad drive <sup>(2)</sup>	Load (C <sub>L</sub> )	Min	Max	Unit				
					SCK drive stren	igth							
1	+	СС	D	SCK avalatima	Very strong	25 pF	59.0	_					
'	t <sub>SCK</sub>		ט	D	SCK cycle time	Strong	50 pF	80.0	_	ns			
											Medium	50 pF	200.0
			CC D	CC D		SCK and PCS	drive strength						
						Very strong	25 pF	$(N^{(3)} \times t_{SYS}^{(4)}) - 16$	_				
2	t <sub>CSC</sub>	CC			D	ח	П	PCS to SCK	Strong	50 pF	$(N^3 \times t_{SYS}^4) - 16$	_	
	•030			delay	Medium	50 pF	$(N^3 \times t_{SYS}^4) - 16$	_	ns				
					PCS medium and SCK strong	PCS = 50 pF SCK = 50 pF	$(N^3 \times t_{SYS}^4) - 29$	_					



Each DSPI module is configured to use different pins for the interface. Refer to the device pinout Microsoft<sup>®</sup>Excel<sup>®</sup> file
attached to the IO\_Definition document for the available combinations. It is not possible to reach the maximum
performance with every possible combination of pins.

<sup>2.</sup> Maximum usable frequency is achieved if used with fastest configuration of the highest drive pads.

<sup>3.</sup> Maximum usable frequency does not take into account external device propagation delay.

Table 38. DSPI CMOS master classic timing (full duplex and output only) MTFE = 0, CPHA = 0 or 1 (continued)

ш	Council		_	Ch ava ata viati a	Con	dition	Value	<sub>5</sub> (1)	I I mit						
#	Symb	)OI	С	Characteristic	Pad drive <sup>(2)</sup>	Load (C <sub>L</sub> )	Min	Max	Unit						
					SCK and PCS	drive strength									
					Very strong	PCS = 0 pF SCK = 50 pF	$(M^{(5)} \times t_{SYS}^{4}) - 35$	_							
3	t <sub>ASC</sub>	СС	D	After SCK delay	Strong	PCS = 0 pF SCK = 50 pF	$(M^5 \times t_{SYS}^4) - 35$	_							
	AGC			,	Medium	PCS = 0 pF SCK = 50 pF	$(M^5 \times t_{SYS}^4) - 35$	_	ns						
						PCS medium and SCK strong	PCS = 0 pF SCK = 50 pF	$(M^5 \times t_{SYS}^4) - 35$	_						
					SCK drive strer	ngth									
4	t	СС	ח	SCK duty	Very strong	0 pF	<sup>1</sup> / <sub>2</sub> t <sub>SCK</sub> – 2	<sup>1</sup> / <sub>2</sub> t <sub>SCK</sub> + 2							
-	t <sub>SDC</sub>			cycle <sup>(6)</sup>	Strong	0 pF	<sup>1</sup> / <sub>2</sub> t <sub>SCK</sub> – 2	$^{1}/_{2}t_{SCK} + 2$	ns						
										Medium	0 pF	$^{1}/_{2}t_{SCK} - 5$	<sup>1</sup> / <sub>2</sub> t <sub>SCK</sub> + 5		
					PCS sti	robe timing									
5	t <sub>PCSC</sub>	СС	D	PCSx to PCSS	PCS and PCSS	drive strength			_						
	PUSC						time <sup>(7)</sup>	Strong	25 pF	16.0	<del></del>	ns			
6	tovec	СС	CC [	cc		onso CC		t <sub>PASC</sub> CC		PCSS to PCSx	PCS and PCSS	drive strength			
	PASC			time <sup>7</sup>	Strong	25 pF	16.0	<del></del>	ns						
					SIN s	etup time									
					SCK drive strer	ngth									
7	t <sub>SUI</sub>	СС	 	Ь	Ь		SIN setup time to	Very strong	25 pF	25.0	<del></del>				
'	'501	CC		ISUI CC				CC D		SCK <sup>(8)</sup>	Strong	50 pF	31.0	<del></del>	ns
					Medium	50 pF	52.0	_							
					SIN I	old time									
					SCK drive strer	ngth			_						
8	t <sub>HI</sub>	СС	D	SIN hold time	Very strong	0 pF	-1.0	<del></del>							
	ΉΙ					'н   СС			fron	from SCK <sup>8</sup>	Strong	0 pF	-1.0	_	ns
					Medium	0 pF	-1.0	_							
	Ī	T		So	OUT data valid t	ime (after SCK	edge)								
					SOUT and SCk	drive strength									
9	t <sub>SUO</sub>	СС	CC D			DI COOT data valla I	Very strong	25 pF	_	7.0					
	*500				time from SCK <sup>(9)</sup>	Strong	50 pF	_	8.0	ns					
					Medium	50 pF	_	16.0							

# Table 38. DSPI CMOS master classic timing (full duplex and output only) MTFE = 0, CPHA = 0 or 1 (continued)

щ	O		•	Charactariatia	Cone	dition	Value <sup>(1)</sup>		Linit		
#	Symi	mboi C		nbol C	C	Characteristic	Pad drive <sup>(2)</sup>	Load (C <sub>L</sub> )	Min	Max	Unit
	SOUT data hold time (after SCK edge)										
			CC D S				SOUT and SCK	drive strength			
10		CC		SOUT data hold time after SCK <sup>(9)</sup>	Very strong	25 pF	-7.7	_			
10	t <sub>HO</sub>				Strong	50 pF	-11.0	_	ns		
					Medium	50 pF	-15.0	_			

- 1. All timing values for output signals in this table are measured to 50% of the output voltage.
- 2. Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may cause incorrect operation.
- N is the number of clock cycles added to time between PCS assertion and SCK assertion and is software programmable
  using DSPI\_CTARx[PSSCK] and DSPI\_CTARx[CSSCK]. The minimum value is 2 cycles unless TSB mode or continuous
  SCK clock mode is selected, in which case, N is automatically set to 0 clock cycles (PCS and SCK are driven by the same
  edge of DSPI\_CLKn).
- t<sub>SYS</sub> is the period of DSPI\_CLKn clock, the input clock to the DSPI module. Maximum frequency is 100 MHz (min t<sub>SYS</sub> = 10 ns).
- 5. M is the number of clock cycles added to time between SCK negation and PCS negation and is software programmable using DSPI\_CTARx[PASC] and DSPI\_CTARx[ASC]. The minimum value is 2 cycles unless TSB mode or continuous SCK clock mode is selected, in which case, M is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI\_CLKn).
- 6. t<sub>SDC</sub> is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.
- 7. PCSx and PCSS using same pad configuration.
- 8. Input timing assumes an input slew rate of 1 ns (10% 90%) and uses TTL voltage thresholds.
- 9. SOUT data valid and data hold are independent of load capacitance if SCK and SOUT load capacitances are the same



DS11597 Rev 5 69/111






Figure 21. DSPI CMOS master mode — classic timing, CPHA = 0





PCSS + tpasc +

Figure 23. DSPI PCS strobe (PCSS) timing (master mode)

### 4.15.2.1.2 DSPI CMOS master mode — modified timing

Note: In the following table, all output timing is worst case and includes the mismatching of rise and fall times of the output pads.

Table 39. DSPI CMOS master modified timing (full duplex and output only)

MTFE = 1, CPHA = 0 or 1

#	Symple	Symbol		Symbol		Symbol		Symbol		Symbol		Symbol		C Characteristic	Cond	dition	Value	(1)	11
#	Symbol		С	Characteristic	Pad drive <sup>(2)</sup>	Load (C <sub>L</sub> )	Min	Max	Unit										
					SCK drive strength														
1	+	CC	_	SCK cycle time	Very strong	25 pF	33.0	_											
'	t <sub>SCK</sub>			SOR Cycle time	Strong	50 pF	80.0		ns										
					Medium	50 pF	200.0	_											
					SCK and PCS strength	3 drive													
			D		Very strong	25 pF	$(N^{(3)} \times t_{SYS}^{(4)}) - 16$	_											
2	t <sub>CSC</sub>	СС		PCS to SCK	Strong	50 pF	$(N^3 \times t_{SYS}^4) - 16$	_											
										delay	Medium	50 pF	$(N^3 \times t_{SYS}^4) - 16$	_	ns				
												PCS medium and SCK strong	PCS = 50 pF SCK = 50 pF	$(N^3 \times t_{SYS}^4) - 29$	_				
			C D	C D						SCK and PCS strength	S drive								
							Very strong	PCS = 0 pF SCK = 50 pF	$(M^{(5)} \times t_{SYS}^4) - 35$	_									
3	t <sub>ASC</sub>	cc c			After SCK delay	Strong	PCS = 0 pF SCK = 50 pF	$(M^5 \times t_{SYS}^4) - 35$	_										
												Medium	PCS = 0 pF SCK = 50 pF	$(M^5 \times t_{SYS}^4) - 35$	_	ns			
									PCS medium and SCK strong	PCS = 0 pF SCK = 50 pF	$(M^5 \times t_{SYS}^4) - 35$	_							

Table 39. DSPI CMOS master modified timing (full duplex and output only) MTFE = 1, CPHA = 0 or 1 (continued)

ш	Correct		_	Characteristic	Cond	dition	Value	(1)	l l m i4							
#	Symb	)OI	С	Characteristic	Pad drive <sup>(2)</sup>	Load (C <sub>L</sub> )	Min	Max	Unit							
					SCK drive stre	ength			•							
4	+	CC	ח	SCK duty cycle <sup>(6)</sup>	Very strong	0 pF	<sup>1</sup> / <sub>2</sub> t <sub>SCK</sub> – 2	<sup>1</sup> / <sub>2</sub> t <sub>SCK</sub> + 2								
4	t <sub>SDC</sub>			SOR duty cycle.	Strong	0 pF	<sup>1</sup> / <sub>2</sub> t <sub>SCK</sub> – 2	<sup>1</sup> / <sub>2</sub> t <sub>SCK</sub> + 2	ns							
					Medium	0 pF	<sup>1</sup> / <sub>2</sub> t <sub>SCK</sub> – 5	<sup>1</sup> / <sub>2</sub> t <sub>SCK</sub> + 5								
					PCS	strobe timing										
5	t <sub>PCSC</sub>	СС	D	PCSx to PCSS time <sup>(7)</sup>	PCS and PCS strength	SS drive										
				ume. /	Strong	25 pF	16.0	_	ns							
6	t <sub>PASC</sub>	СС	D	PCSS to PCSx time <sup>7</sup>	PCS and PCS strength	SS drive										
						ume	Strong	25 pF	16.0		ns					
					SIN	l setup time										
					SCK drive stre	ength										
				SIN setup time to SCK	Very strong	25 pF	$25 - (P^{(9)} \times t_{SYS}^{4})$	_								
			D D	CC D	CC D							CPHA = 0 <sup>(8)</sup>	Strong	50 pF	$31 - (P^9 \times t_{SYS}^4)$	_
7	t <sub>SUI</sub>	CC					Medium	50 pF	$52 - (P^9 \times t_{SYS}^4)$	_						
'	*501									SCK drive stre	ength			•		
							SIN setup time to SCK	Very strong	25 pF	25.0	<u> </u>					
									CPHA = 1 <sup>8</sup>	Strong	50 pF	31.0	_	ns		
					Medium	50 pF	52.0	_								
	ī	ı			SII	N hold time	<u>-</u>									
					SCK drive stre	ength										
				SIN hold time from SCK	Very strong	0 pF	$-1 + (P^9 \times t_{SYS}^3)$	_								
				CPHA = 0 <sup>8</sup>	Strong	0 pF	$-1 + (P^9 \times t_{SYS}^3)$	_	ns							
8	t <sub>HI</sub>	СС	D		Medium	0 pF	$-1 + (P^9 \times t_{SYS}^3)$	_								
	'''				SCK drive stre				_							
					SIN hold time from SCK	Very strong	0 pF	-1.0	_							
						CPH	CPHA = 1 <sup>8</sup>	Strong	0 pF	-1.0	_	ns				
						Medium	0 pF	-1.0	_							

Table 39. DSPI CMOS master modified timing (full duplex and output only)

MTFE = 1, CPHA = 0 or 1 (continued)

#	Symbol		_	Characteristic	Cond	dition	Value	<sub>2</sub> (1)	Unit								
#			С	Characteristic	Pad drive <sup>(2)</sup>	Load (C <sub>L</sub> )	Min	Max	Onit								
				S	OUT data vali	d time (after S	CK edge)										
				SOUT data valid	SOUT and SO strength	CK drive											
				time from SCK	Very strong	25 pF	_	7.0 + t <sub>SYS</sub> <sup>4</sup>									
				CPHA = 0, <sup>10</sup>	Strong	50 pF	_	8.0 + t <sub>SYS</sub> <sup>4</sup>	ns								
9		СС	D		Medium	50 pF	_	16.0 + t <sub>SYS</sub> <sup>4</sup>									
9	t <sub>SUO</sub>			COUT data valid	SOUT and SO strength	CK drive											
				SOUT data valid time from SCK CPHA = 1 <sup>(10)</sup>	Very strong	25 pF	_	7.0									
					Strong	50 pF	_	8.0	ns								
											Medium	50 pF	_	16.0			
				S	OUT data hol	d time (after S	CK edge)										
								COLIT data hald	SOUT and SO strength	CK drive							
				SOUT data hold time after SCK	Very strong	25 pF	$-7.7 + t_{SYS}^4$	_									
								CPHA = $0^{(10)}$	Strong	50 pF	-11.0 + t <sub>SYS</sub> <sup>4</sup>	_	ns				
10	+	СС	_		Medium	50 pF	-15.0 + t <sub>SYS</sub> <sup>4</sup>	_									
10	t <sub>HO</sub>		00	טןכ	טןכ	טול	D	טוי					SOUT and SO strength	CK drive			
				SOUT data hold time after SCK	Very strong	25 pF	-7.7	_									
				CPHA = 1 <sup>10</sup>	Strong	50 pF	-11.0	_	ns								
						Medium	50 pF	-15.0	_								

- 1. All timing values for output signals in this table are measured to 50% of the output voltage.
- 2. Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may cause incorrect operation.
- 3. N is the number of clock cycles added to time between PCS assertion and SCK assertion and is software programmable using DSPI\_CTARx[PSSCK] and DSPI\_CTARx[CSSCK]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, N is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI\_CLKn).
- 4. t<sub>SYS</sub> is the period of DSPI\_CLKn clock, the input clock to the DSPI module. Maximum frequency is 100 MHz (min t<sub>SYS</sub> = 10 ns).
- 5. M is the number of clock cycles added to time between SCK negation and PCS negation and is software programmable using DSPI\_CTARx[PASC] and DSPI\_CTARx[ASC]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, M is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI\_CLKn).
- t<sub>SDC</sub> is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.
- 7. PCSx and PCSS using same pad configuration.
- 8. Input timing assumes an input slew rate of 1 ns (10% 90%) and uses TTL voltage thresholds.
- P is the number of clock cycles added to delay the DSPI input sample point and is software programmable using DSPI\_MCR[SMPL\_PT]. The value must be 0, 1 or 2. If the baud rate divide ratio is /2 or /3, this value is automatically set to 1.



DS11597 Rev 5 73/111

10. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same value.





Figure 24. DSPI CMOS master mode — modified timing, CPHA = 0





PCSx

tpcsc

PCSx

tpcsc

tpasc

tpasc

tpasc

Figure 26. DSPI PCS strobe (PCSS) timing (master mode)

## 4.15.2.2 Slave mode timing

Table 40. DSPI CMOS slave timing — full duplex — normal and modified transfer formats (MTFE = 0/1)

	0			,	Condi	ition						
#	Syml	ool	С	Characteristic	Pad Drive	Load	Min	Max	Unit			
1	t <sub>SCK</sub>	СС	D	SCK cycle time <sup>(1)</sup>	_	_	62	_	ns			
2	t <sub>CSC</sub>	SR	D	SS to SCK delay <sup>1</sup>	_	_	16	_	ns			
3	t <sub>ASC</sub>	SR	D	SCK to SS delay <sup>1</sup>	_	_	16	_	ns			
4	t <sub>SDC</sub>	СС	D	SCK duty cycle <sup>1</sup>	_	_	30	_	ns			
				Slave access time <sup>1 (2) (3)</sup>	Very strong	25 pF		50	ns			
5	$t_A$	CC	D	(SS active to SOUT driven)	Strong	50 pF	_	50	ns			
					Medium	50 pF	_	60	ns			
	6 t <sub>DIS</sub> CC			Slave SOUT disable time <sup>1 2</sup>	Very strong	25 pF	_	5	ns			
6		C D	(SS inactive to SOUT High-	Strong	50 pF	_	5	ns				
				Z or invalid)	Medium	50 pF	_	10	ns			
9	t <sub>SUI</sub>	СС	D	Data setup time for inputs <sup>1</sup>	_	_	10	_	ns			
10	t <sub>HI</sub>	СС	D	Data hold time for inputs <sup>1</sup>	_	_	10	_	ns			
							SOUT valid time <sup>1 2 3</sup>	Very strong	25 pF	_	30	ns
11	t <sub>SUO</sub>	CC	D	(after SCK edge)	Strong	50 pF	_	30	ns			
					Medium	50 pF	_	50	ns			
				SOUT hold time <sup>1 2 3</sup>	Very strong	25 pF	2.5	_	ns			
12	t <sub>HO</sub>	CC	D	(after SCK edge)	Strong	50 pF	2.5	_	ns			
					Medium	50 pF	2.5	_	ns			

- 1. Input timing assumes an input slew rate of 1 ns (10% 90%) and uses TTL voltage thresholds.
- 2. All timing values for output signals in this table, are measured to 50% of the output voltage.
- 3. All output timing is worst case and includes the mismatching of rise and fall times of the output pads.

57

DS11597 Rev 5 75/111





Figure 27. DSPI slave mode — modified transfer format timing (MFTE = 0/1) CPHA = 0





## 4.15.3 CAN timing

The following table describes the CAN timing.

100

80

85

ns

Value С **Symbol Parameter** Condition Unit Min Max Тур CC D Medium type pads 25pF load 70 CAN Medium type pads 50pF load CC D 80 controller propagation STRONG, VERY STRONG type pads ns  $t_{P(RX:TX)}$ CC D 60 delay time 25pF load standard STRONG, VERY STRONG type pads pads CC D 65 50pF load CC Medium type pads 25pF load D 90 CAN

Table 41. CAN timing

### 4.15.4 UART timing

CC

CC

CC

t<sub>PLP(RX:TX)</sub>

D

D

D

controller propagation

delay time

low power

pads

UART channel frequency support is shown in the following table.

25pF load

50pF load

Medium type pads 50pF load

STRONG, VERY STRONG type pads

STRONG, VERY STRONG type pads

Table 42. UART frequency support

Tuble 42. OAKT Hequelloy Support				
LINFlexD clock frequency LIN_CLK (MHz)	Oversampling rate	Voting scheme	Max usable frequency (Mbaud)	
	16	3:1 majority voting	5	
	8		10	
80	6	Limited voting on one	13.33	
	5	sample with configurable	16	
	4	sampling point	20	
	16	2.1 majority voting	6.25	
	8	3:1 majority voting	12.5	
100	6	Limited voting on one	16.67	
	5	sample with configurable	20	
	4	sampling point	25	

#### 4.15.5 I2C timing

The I<sup>2</sup>C AC timing specifications are provided in the following tables.

Note: In the following table, I2C input timing is valid for Automotive and TTL inputs levels, hysteresis enabled, and an input edge rate no slower than 1 ns (10% – 90%).



No.	. Symbol		С	Parameter		lue	Unit
140.	Зу	Symbol		Min	Max	Onit	
1	_	СС	D	Start condition hold time	2	_	PER_CLK Cycle <sup>(1)</sup>
2	—	CC	D	Clock low time		_	PER_CLK Cycle
3	_	CC	D	Bus free time between Start and Stop condition		_	μs
4	—	CC	D	Data hold time	0.0		ns
5	—	CC	D	Clock high time	4	_	PER_CLK Cycle
6	—	CC	D	Data setup time	0.0	_	ns
7	—	CC	D	Start condition setup time (for repeated start condition only)			PER_CLK Cycle
8	_	CC	D	Stop condition setup time	2	_	PER_CLK Cycle

Table 43. I2C input timing specifications - SCL and SDA

#### Note: In the following table:

- All output timing is worst case and includes the mismatching of rise and fall times of the output pads.
- Output parameters are valid for CL = 25 pF, where CL is the external load to the device (lumped). The internal package capacitance is accounted for, and does not need to be subtracted from the 25 pF value.
- Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may cause incorrect operation.
- Programming the IBFD register (I2C bus frequency divider) with the maximum frequency results in the minimum output timings listed. The I2C interface is designed to scale the data transition time, moving it to the middle of the SCL low period. The actual position is affected by the pre-scale and division values programmed in the IBC field of the IBFD register.

Table 44. I2C output timing specifications — SCL and SDA

No.	Symbol		С	Poromotor		lue	Unit
NO.	Зу	iliboi	bol C Parameter		Min	Max	Offic
1	_	СС	D	Start condition hold time	6	_	PER_CLK Cycle <sup>(1)</sup>
2	_	СС	D	Clock low time	10	_	PER_CLK Cycle
3		CC	D	Bus free time between Start and Stop condition		_	μs
4	_	CC	D	Data hold time	7	_	PER_CLK Cycle
5		CC	D	Clock high time	10	_	PER_CLK Cycle
6		CC	D	Data setup time	2	_	PER_CLK Cycle
7	_	СС	D	Start condition setup time (for repeated start condition only)		_	PER_CLK Cycle
8		CC	D	Stop condition setup time	10	_	PER_CLK Cycle



PER\_CLK is the SoC peripheral clock, which drives the I<sup>2</sup>C BIU and module clock inputs. See the Clocking chapter in the device reference manual for more detail.

1. PER\_CLK is the SoC peripheral clock, which drives the I<sup>2</sup>C BIU and module clock inputs. See the Clocking chapter in the device reference manual for more detail.

Figure 29. I<sup>2</sup>C input/output timing

# 5 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK is an ST trademark.

The following table lists the case numbers for SPC582Bx.

Table 45. Package case numbers

Package type	Device type
eTQFP64	Production
eTQFP100	Production
eTQFP144 <sup>(1)</sup>	Emulation

eTQFP144 package is for emulation purpose only and not suitable for production. This package is not AEC-Q100 qualified.

## 5.1 eTQFP64 package information

Refer to Section 5.1.1: Package mechanical drawings and data information for full description of below figures and table notes.

BOTTOM VIEW E3 E2 D1/4 4x N/4 TIPS △aaa C A-B D △bbbHA-BD 4×  $(N-4)\times e^{-4}$ <u>\_\_0.0</u>5 A2 + ddd (M) C A-B D  $\triangle$ cccCD  $\sqrt{3}$ 10 E1/4 <u>√</u>3 A B 3 D1/4 TOP VIEW 

Figure 30. eTQFP64 package outline

R1

R2

R2

GAUGE PLANE

Figure 31. eTQFP64 section A-A






Table 46. eTQFP64 package mechanical data

Sumah al		Dimensions <sup>(7),(17)</sup>		
Symbol	Min.	Тур.	Max.	
θ	0°	3.5°	7°	
θ1	0°	_	_	
Θ2	10°	12°	14°	
θ3	10°	12°	14°	
A <sup>(15)</sup>	_	_	1.20	
A1 <sup>(12)</sup>	0.05	_	0.15	
A2 <sup>(15)</sup>	0.95	1.00	1.05	
b <sup>(8),(9),(11)</sup>	0.17	0.22	0.27	
b1 <sup>(11)</sup>	0.17	0.20	0.23	
c <sup>(11)</sup>	0.09	_	0.20	
c1 <sup>(11)</sup>	0.09	_	0.16	
D <sup>(4)</sup>		12 BSC		
D1 <sup>(2),(5)</sup>		10 BSC		
D2 <sup>(13)</sup>	_	_	4.65	
D3 <sup>(14)</sup>	2.90	_	_	
е		0.50 BSC		
E <sup>(4)</sup>		12 BSC		
E1 <sup>(2),(5)</sup>		10 BSC		
E2 <sup>(13)</sup>	_	_	4.65	
E3 <sup>(14)</sup>	2.90	_	_	
L	0.45	0.60	0.75	
L1		1 REF		
N <sup>(16)</sup>		64		
R1	0.08	_	_	
R2	0.08	_	0.20	
S	0.20	_	_	
aaa <sup>(1),(18)</sup>		0.20		
bbb <sup>(1),(18)</sup>		0.20		
ccc <sup>(1),(18)</sup>		0.08		
ddd <sup>(1),(18)</sup>	0.08			

#### 5.1.1 Package mechanical drawings and data information

The following notes are related to Figure 30, Figure 31, Figure 32 and Table 46:

- Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
- 2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
- 3. Datums A-B and D to be determined at datum plane H.
- 4. To be determined at seating datum plane C.
- 5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
- 6. Details of pin 1 identifier are optional but must be located within the zone indicated.
- 7. All dimensions are in millimeter except where explicitly noted.
- 8. No intrusion allowed inwards the leads.
- 9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
- 10. Exact shape of each corner is optional.
- 11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 12. A1 is defined as the distance from the seating plane to the lowest point on the package body.
- 13. Dimensions D2 and E2 show the maximum exposed metal area on the package surface where the exposed pad is located (if present). It includes all metal protrusions from exposed pad itself. Type of exposed pad on SPC582Bx is as *Figure 33*. End user should verify D2 and E2 dimensions according to the specific device application.
- 14. Dimensions D3 and E3 show the minimum solderable area, defined as the portion of exposed pad which is guaranteed to be free from resin flashes/bleeds, bordered by internal edge of inner groove.
- 15. The optional exposed pad is generally coincident with the top or bottom side of the package and not allowed to protrude beyond that surface.
- 16. "N" is the max number of terminal positions for the specified body size.
- 17. Critical dimensions:
  - a) Stand-Off
  - b) Overall width
  - c) Lead coplanarity
- 18. For symbols, recommended values and tolerances, see *Table 47*.
- 19. Notch may be present in this area (MAX 1.5 mm square) if center top gate molding technology is applied. Resin gate residual not protruding out of package top surface.



Note: number,

Figure 33. eTQFP64 leadframe pad design

Table 47. eTQFP64 symbol definitions

Symbol	Definition	Notes
aaa	The tolerance that controls the position of the terminal pattern with respect to datum A and B. The center of the tolerance zone for each terminal is defined by basic dimension e as related to datum A and B.	For flange-molded packages, this tolerance also applies for basic dimensions D1 and E1. For packages tooled with intentional terminal tip protrusions, aaa does not apply to those protrusions.
bbb	The bilateral profile tolerance that controls the position of the plastic body sides. The centers of the profile zones are defined by the basic dimensions D and E.	_
ccc	The unilateral tolerance located above the seating plane where in the bottom surface of all terminals must be located.	This tolerance is commonly know as the "coplanarity" of the package terminals.
ddd	The tolerance that controls the position of the terminals to each other. The centers of the profile zones are defined by basic dimension e.	This tolerance is normally compounded with tolerance zone defined by "b".

# 5.2 eTQFP100 package information

Refer to Section 5.2.1: Package mechanical drawings and data information for full description of below figures and table notes.

BOTTOM VIEW <u>√16</u> (N-4)× e--0.05 A2 \_\_\_\_\_(CCC C <u>/</u>5\/2\ D 3 <u>/</u>3 A B 3 TOP VIEW 

Figure 34. eTQFP100 package outline

H R2

R1

R2

GAUGE PLANE

Figure 35. eTQFP100 section A-A






Table 48. eTQFP100 package mechanical data

O. mah ad		Dimensions <sup>(7),(17)</sup>	
Symbol	Min.	Тур.	Max.
θ	0°	3.5°	7°
θ1	0°	_	_
θ2	10°	12°	14º
θ3	10°	12°	14°
A <sup>(15)</sup>	_	_	1.20
A1 <sup>(12)</sup>	0.05	_	0.15
A2 <sup>(15)</sup>	0.95	1.00	1.05
b <sup>(8),(9),(11)</sup>	0.17	0.22	0.27
b1 <sup>(11)</sup>	0.17	0.20	0.23
c <sup>(11)</sup>	0.09	_	0.20
c1 <sup>(11)</sup>	0.09	_	0.16
D <sup>(4)</sup>		16.00 BSC	
D1 <sup>(2),(5)</sup>		14.00 BSC	
D2 <sup>(13)</sup>	_	_	5.35
D3 <sup>(14)</sup>	3.60	_	_
е		0.50 BSC	
E <sup>(4)</sup>		16.00 BSC	
E1 <sup>(2),(5)</sup>		14.00 BSC	
E2 <sup>(13)</sup>	_	_	5.35
E3 <sup>(14)</sup>	3.60	_	_
L	0.45	0.60	0.75
L1		1.00 REF	
N <sup>(16)</sup>		100	
R1	0.08	_	_
R2	0.08	_	0.20
S	0.20	_	_
aaa <sup>(1),(18)</sup>		0.20	
bbb <sup>(1),(18)</sup>		0.20	
ccc <sup>(1),(18)</sup>		0.08	
ddd <sup>(1),(18)</sup>		0.08	

#### 5.2.1 Package mechanical drawings and data information

The following notes are related to Figure 34, Figure 35, Figure 36 and Table 48:

- 1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
- 2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
- Datums A-B and D to be determined at datum plane H.
- 4. To be determined at seating datum plane C.
- 5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
- 6. Details of pin 1 identifier are optional but must be located within the zone indicated.
- 7. All dimensions are in millimeter except where explicitly noted.
- 8. No intrusion allowed inwards the leads.
- 9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
- 10. Exact shape of each corner is optional.
- 11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 12. A1 is defined as the distance from the seating plane to the lowest point on the package body.
- 13. Dimensions D2 and E2 show the maximum exposed metal area on the package surface where the exposed pad is located (if present). It includes all metal protrusions from exposed pad itself. Type of exposed pad on SPC582Bx is as *Figure 37*. End user should verify D2 and E2 dimensions according to the specific device application.
- 14. Dimensions D3 and E3 show the minimum solderable area, defined as the portion of exposed pad which is guaranteed to be free from resin flashes/bleeds, bordered by internal edge of inner groove.
- 15. The optional exposed pad is generally coincident with the top or bottom side of the package and not allowed to protrude beyond that surface.
- 16. "N" is the max number of terminal positions for the specified body size.
- 17. Critical dimensions:
  - a) Stand-Off
  - b) Overall width
  - c) Lead coplanarity
- 18. For symbols, recommended values and tolerances, see *Table 49*.
- 19. Notch may be present in this area (MAX 2.0mm square) if center top gate molding technology is applied. Resin gate residual not protruding out of package top surface.

DS11597

Note: number, dimensions and positions of grooves are for reference only.

Figure 37. eTQFP100 leadframe pad design

Table 49. eTQFP100 symbol definitions

Symbol	Definition	Notes
aaa	The tolerance that controls the position of the terminal pattern with respect to datum A and B. The center of the tolerance zone for each terminal is defined by basic dimension e as related to datum A and B.	For flange-molded packages, this tolerance also applies for basic dimensions D1 and E1. For packages tooled with intentional terminal tip protrusions, aaa does not apply to those protrusions.
bbb	The bilateral profile tolerance that controls the position of the plastic body sides. The centers of the profile zones are defined by the basic dimensions D and E.	_
ccc	The unilateral tolerance located above the seating plane where in the bottom surface of all terminals must be located.	This tolerance is commonly know as the "coplanarity" of the package terminals.
ddd	The tolerance that controls the position of the terminals to each other. The centers of the profile zones are defined by basic dimension e.	This tolerance is normally compounded with tolerance zone defined by "b".

# 5.3 eTQFP144 package information

Refer to Section 5.3.1: Package mechanical drawings and data information for full description of below figures and table notes.

BOTTOM VIEW 14 □aaa CA-BD △bbbHA-BD 4× <u>√16</u> (N−4)x e-⊕ddd MC A-BD اررز ( /2\/5\ D1 3 D B 3 <u>√</u>3 A TOP VIEW 

Figure 38. eTQFP144 package outline

R2

R2

GAUGE PLANE

Figure 39. eTQFP144 section A-A






Table 50. eTQFP144 package mechanical data

Ol		Dimensions <sup>(7),(17)</sup>	
Symbol	Min.	Тур.	Max.
θ	0.0°	3.5°	7.0°
θ1	0.0°	_	_
θ2	10.0°	12.0°	14.0°
θ3	10.0°	12.0°	14.0°
A <sup>(15)</sup>	_	_	1.20
A1 <sup>(12)</sup>	0.05	_	0.15
A2 <sup>(15)</sup>	0.95	1.00	1.05
b <sup>(8),(9),(11)</sup>	0.17	0.22	0.27
b1 <sup>(11)</sup>	0.17	0.20	0.23
c <sup>(11)</sup>	0.09	_	0.20
c1 <sup>(11)</sup>	0.09	_	0.16
D <sup>(4)</sup>	_	22.00 BSC	_
D1 <sup>(2),(5)</sup>	_	20.00 BSC	_
D2 <sup>(13)</sup>	_	_	6.77
D3 <sup>(14)</sup>	5.10	_	_
E <sup>(4)</sup>	_	22.00 BSC	_
E1 <sup>(2),(5)</sup>	_	20.00 BSC	<del>_</del>
E2 <sup>(13)</sup>	<del>_</del>	_	6.77
E3 <sup>(14)</sup>	5.10	_	<del>_</del>
е		0.50 BSC	
L	0.45	0.60	0.75
L1	_	1.00 REF	_
N <sup>(16)</sup>		144	
R1	0.08	_	_
R2	0.08	_	0.20
S	0.20	_	_
aaa <sup>(1),(18)</sup>		0.20	
bbb <sup>(1),(18)</sup>		0.20	
ccc <sup>(1),(18)</sup>		0.08	
ddd <sup>(1),(18)</sup>		0.08	

#### 5.3.1 Package mechanical drawings and data information

The following notes are related to Figure 38, Figure 39, Figure 40 and Table 50:

- Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
- 2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
- Datums A-B and D to be determined at datum plane H.
- To be determined at seating datum plane C.
- Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
- Details of pin 1 identifier are optional but must be located within the zone indicated.
- 7. All dimensions are in millimeter except where explicitly noted.
- 8. No intrusion allowed inwards the leads.
- Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
- 10. Exact shape of each corner is optional.
- 11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 12. A1 is defined as the distance from the seating plane to the lowest point on the package
- 13. Dimensions D2 and E2 show the maximum exposed metal area on the package surface where the exposed pad is located (if present). It includes all metal protrusions from exposed pad itself. Type of exposed pad on SPC582Bx is as Figure 41. End user should verify D2 and E2 dimensions according to the specific device application.
- 14. Dimensions D3 and E3 show the minimum solderable area, defined as the portion of exposed pad which is guaranteed to be free from resin flashes/bleeds, bordered by internal edge of inner groove.
- 15. The optional exposed pad is generally coincident with the top or bottom side of the package and not allowed to protrude beyond that surface.
- 16. "N" is the max number of terminal positions for the specified body size.
- 17. Critical dimensions:
  - a) Stand-Off
  - Overall width b)
  - Lead coplanarity
- 18. For symbols, recommended values and tolerances, see *Table 51*.



Figure 41. eTQFP144 leadframe pad design

Note: number, dimensions and positions of grooves are for reference only.

Table 51. eTQFP144 symbol definitions

Symbol	Definition	Notes
aaa	The tolerance that controls the position of the terminal pattern with respect to datum A and B. The center of the tolerance zone for each terminal is defined by basic dimension e as related to datum A and B.	For flange-molded packages, this tolerance also applies for basic dimensions D1 and E1. For packages tooled with intentional terminal tip protrusions, aaa does not apply to those protrusions.
bbb	The bilateral profile tolerance that controls the position of the plastic body sides. The centers of the profile zones are defined by the basic dimensions D and E.	_
ccc	The unilateral tolerance located above the seating plane where in the bottom surface of all terminals must be located.	This tolerance is commonly know as the "coplanarity" of the package terminals.
ddd	The tolerance that controls the position of the terminals to each other. The centers of the profile zones are defined by basic dimension e.	This tolerance is normally compounded with tolerance zone defined by "b".

## 5.4 Package thermal characteristics

The following tables describe the thermal characteristics of the device. The parameters in this chapter have been evaluated by considering the device consumption configuration reported in the *Section 4.7: Device consumption*.

#### 5.4.1 eTQFP64

Table 52. Thermal characteristics for 64 exposed pad eTQFP package

Symbo	ol	С	Parameter <sup>(1)</sup>	Parameter <sup>(1)</sup> Conditions		Unit
$R_{\theta JA}$	CC	D	Junction-to-Ambient, Natural Convection <sup>(2)</sup> Four layer board (2		43.9	°C/W
$R_{\theta JB}$	СС	D	Junction-to-board <sup>(3)</sup>	_	23.8	°C/W
$R_{\theta JCtop}$	CC	D	Junction-to-case top <sup>(4)</sup>	_	28.9	°C/W
$R_{\theta JCbottom}$	CC	D	Junction-to-case bottom <sup>(5)</sup>	_	12.8	°C/W
$\Psi_{JT}$	СС	D	Junction-to-package top <sup>(6)</sup>	Natural convection	11.5	°C/W

- Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
- 3. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 5. Thermal resistance between the die and the exposed pad ground on the bottom of the package based on simulation without any interface resistance.
- Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

#### 5.4.2 eTQFP100

Table 53. Thermal characteristics for 100 exposed pad eTQFP package

Symbo	ol	С	Parameter <sup>(1)</sup> Conditions		Value	Unit
$R_{\theta JA}$	CC	D	Junction-to-Ambient, Natural Convection <sup>(2)</sup> Four layer board (2s2p)		43.3	°C/W
$R_{\theta JB}$	CC	D	Junction-to-board <sup>(3)</sup> —		26.1	°C/W
$R_{\theta JCtop}$	СС	D	Junction-to-case top <sup>(4)</sup>	_	27	°C/W
$R_{\theta JCbottom}$	СС	D	Junction-to-case bottom <sup>(5)</sup>	_	12.6	°C/W
$\Psi_{JT}$	CC	D	Junction-to-package top <sup>(6)</sup>	Natural convection	11.4	°C/W

- Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
- 3. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- Thermal resistance between the die and the exposed pad ground on the bottom of the package based on simulation without any interface resistance.



Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

#### 5.4.3 General notes for specifications at maximum junction temperature

An estimation of the chip junction temperature, T<sub>J</sub>, is be obtained from the equation:

Equation 1  $T_J = T_A + (R_{\theta JA} * P_D)$ 

where:

 $T_A$  = ambient temperature for the package (°C)

 $R_{\theta JA}$  = junction-to-ambient thermal resistance (°C/W)

P<sub>D</sub> = power dissipation in the package (W)

The thermal resistance values used are based on the JEDEC JESD51 series of standards to provide consistent values for estimations and comparisons. The differences between the values determined for the single-layer (1s) board compared to a four-layer board that has two signal layers, a power and a ground plane (2s2p), demonstrate that the effective thermal resistance is not a constant. The thermal resistance depends on the:

- Construction of the application board (number of planes)
- Effective size of the board which cools the component
- Quality of the thermal and electrical connections to the planes
- Power dissipated by adjacent components

Connect all the ground and power balls to the respective planes with one via per ball. Using fewer vias to connect the package to the planes reduces the thermal performance. Thinner planes also reduce the thermal performance. When the clearance between the vias leaves the planes virtually disconnected, the thermal performance is also greatly reduced.

As a general rule, the value obtained on a single-layer board is within the normal range for the tightly packed printed circuit board. The value obtained on a board with the internal planes is usually within the normal range if the application board has:

- One oz. (35 micron nominal thickness) internal planes
- · Components are well separated
- Overall power dissipation on the board is less than 0.02 W/cm<sup>2</sup>

The thermal performance of any component depends on the power dissipation of the surrounding components. In addition, the ambient temperature varies widely within the application. For many natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using the following equation:

Equation 2  $T_J = T_B + (R_{\theta JB} * P_D)$ 



DS11597 Rev 5 97/111

where:

T<sub>B</sub> = board temperature for the package perimeter (°C)

 $R_{\theta JB}$  = junction-to-board thermal resistance (°C/W) per JESD51-8

P<sub>D</sub> = power dissipation in the package (W)

When the heat loss from the package case to the air does not factor into the calculation, the junction temperature is predictable if the application board is similar to the thermal test condition, with the component soldered to a board with internal planes.

The thermal resistance is expressed as the sum of a junction-to-case thermal resistance plus a case-to-ambient thermal resistance:

#### **Equation 3**

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

where:

R<sub>B.IA</sub> = junction-to-ambient thermal resistance (°C/W)

R<sub>0.IC</sub> = junction-to-case thermal resistance (°C/W)

 $R_{\theta CA}$  = case to ambient thermal resistance (°C/W)

 $R_{\theta JC}$  is device related and is not affected by other factors. The thermal environment is controlled to change the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For example, change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This description is most useful for packages with heat sinks where 90% of the heat flow is through the case to heat sink to ambient. For most packages, a better model is required.

A more accurate two-resistor thermal model is constructed from the junction-to-board thermal resistance and the junction-to-case thermal resistance. The junction-to-case thermal resistance describes when using a heat sink or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit board. This model is used to generate simple estimations and for computational fluid dynamics (CFD) thermal models. More accurate compact Flotherm models are generated upon request.

To determine the junction temperature of the device in the application on a prototype board, use the thermal characterization parameter  $(\Psi_{JT})$  to determine the junction temperature by measuring the temperature at the top center of the package case using the following equation:

#### **Equation 4**

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

 $T_T$  = thermocouple temperature on top of the package (°C)

Ψ<sub>JT</sub> = thermal characterization parameter (°C/W)

 $P_D$  = power dissipation in the package (W)

The thermal characterization parameter is measured in compliance with the JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. Position the thermocouple so that the thermocouple junction rests on the package. Place a small amount of epoxy on the thermocouple junction and approximately 1



mm of wire extending from the junction. Place the thermocouple wire flat against the package case to avoid measurement errors caused by the cooling effects of the thermocouple wire.

When board temperature is perfectly defined below the device, it is possible to use the thermal characterization parameter ( $\Psi_{JPB}$ ) to determine the junction temperature by measuring the temperature at the bottom center of the package case (exposed pad) using the following equation:

# Equation 5 $T_J = T_B + (\Psi_{JPB} \times P_D)$

where:

 $T_T$  = thermocouple temperature on bottom of the package (°C)

 $\Psi_{JT}$  = thermal characterization parameter (°C/W)

P<sub>D</sub> = power dissipation in the package (W)

# 6 Ordering information

Example code: SPC58 Н 2 60 **E3** X X В М 1 Product identifier Core Product Memory Package Frequency Custom Reserved Silicon version revision Packing Y = Tray X = Tape and Reel (pin 1 top right) 0 = 1st version 1 = 2nd version -0 = 3x standard CAN D = 3x ISO CAN FDG = 7x standard CAN H = 7x ISO CAN FD -A = 48 MHz at 105 °C B = 64 MHz at 105 °C C = 80 MHz at 105 °C K = 48 MHz at 125 °C L = 64 MHz at 125 °C M = 80 MHz at 125 °C E3 = eTQFP100 E1 = eTQFP64 -60 = 1 MB 54 = 768 KB 50 = 512 KB -B = SPC582Bx family -2 = Single computing e200z2 core -SPC58 = Power Architecture in 40 nm Note: eTQFP144 package (SPC582B60E5-ENG) is available for emulation purpose only (with NEXUS port I/O). Note: For the number of CAN Interfaces available by package, refer to the IO\_Definition file.

Figure 42. Ordering information scheme

Note: Contact your ST sales office to ask for the availability of a particular commercial product.

Features (for instance, flash, RAM or peripherals) not included in the commercial product cannot be used.

ST cannot be called to take any liability for features used outside the commercial product.

Table 54. Code flash options

SPC582B60 (1M)	SPC582B54 (768K)	SPC582B50 (512K)	Partition	Start address	End address
16	16	16	0	0x00FC0000	0x00FC3FFF
16	16	16	0	0x00FC4000	0x00FC7FFF
16	16	16	0	0x00FC8000	0x00FCBFFF
16	16	16	0	0x00FCC000	0x00FCFFFF
32	32	32	0	0x00FD0000	0x00FD7FFF
32	32	32	0	0x00FD8000	0x00FDFFFF
64	64	64	0	0x00FE0000	0x00FEFFFF
64	64	64	0	0x00FF0000	0x00FFFFF
128	128	128	0	0x01000000	0x0101FFFF
128	128	128	0	0x01020000	0x0103FFFF
128	128	NA	0	0x01040000	0x0105FFFF
128	128	NA	0	0x01060000	0x0107FFFF
128	NA	NA	0	0x01080000	0x0109FFFF
128	NA	NA	0	0x010A0000	0x010BFFFF

## Table 55. RAM options

SPC582B60 96 <sup>(1)</sup>	SPC582B54 80 <sup>(1)</sup>	SPC582B50 64 <sup>(1)</sup>	Туре	Start address	End address
8	8	8	PRAMC_2 (STBY)	0x400A8000	0x400A9FFF
24	24	24	PRAMC_2 (STBY)	0x400AA000	0x400AFFFF
32	32	32	PRAMC_2 (STBY)	0x400B0000	0x400B7FFF
16	16	NA	PRAMC_2	0x400B8000	0x400BBFFF
16	NA	NA	PRAMC_2	0x400BC000	0x400BFFFF

<sup>1.</sup> Total KRAM (SRAM).

# 7 Revision history

Table 56. Document revision history

Date	Revision	Changes
07-April-2016	1	Initial version.
		The following are the changes in this version of the Datasheet.
		<ul> <li>Removed QFN32 package from the document.</li> <li>Replaced RPNs SPC582B60E1, SPC582B60E3, and SPC582B60Q2 with "SPC582B60x, SPC582B54x, and SPC582B50x"</li> <li>Table 1: Device summary: <ul> <li>Updated the table.</li> </ul> </li> <li>Section 3.1: Introduction: <ul> <li>Removed text "The IPs andfor the details".</li> </ul> </li> <li>Removed the two notes.</li> <li>Table 3: Parameter classifications: <ul> <li>Updated the description of classification tag "T".</li> </ul> </li> <li>Table 4: Absolute maximum ratings: <ul> <li>For parameter "I<sub>IN.I</sub>", text "DC" removed from description.</li> </ul> </li> </ul>
29-Jun-2017	2	<ul> <li>For parameter I<sub>INJ</sub>, text DC Territoved from description:</li> <li>Added text "Exposure to absolute reliability"</li> <li>Added text "even momentarily"</li> <li>Updated values in conditions column.</li> <li>Added parameter T<sub>TRIN</sub>.</li> <li>For parameter "T<sub>STG</sub>", maximum value updated from "175" to "125"</li> <li>Added new parameter "T<sub>PAS</sub>"</li> <li>For parameter "I<sub>INJ</sub>", description updated from "maximumPAD" to "maximum DCpad"</li> <li>Table 5: Operating Conditions:</li> </ul>
		<ul> <li>Footnote "1.260 V - 1.290 V range temperature profile" updated to Text " average supply value below or equal to 1.236 V"</li> <li>For parameter "I<sub>INJ1</sub>" description, text "DC" removed.</li> <li>For parameter "V<sub>DD_LV</sub>", changed the classification from "D" to "P"</li> <li>Removed note "Core voltage as"</li> <li>Added parameter I<sub>INJ2</sub>.</li> <li>Removed parameter "V<sub>RAMP_LV</sub>".</li> <li>Updated the table footnote "Positive and negative Dynamic current"</li> <li>Table 6: Device supply relation during power-up/power-down sequence:</li> <li>"V<sub>DD_HV_PMC</sub>" updated to "V<sub>DD_HV_OSC</sub>".</li> <li>Parameter "V<sub>DD_LV</sub>" removed</li> <li>Section 3.4: Electromagnetic emission characteristics:</li> <li>Updated this section.</li> </ul>



Table 56. Document revision history (continued)

Date	Revision	Changes
Date		Changes  Table 8: Device consumption:  - Updated the table and its values.  Section 3.8.2: I/O output DC characteristics:  - "WEAK" to "WEAK/SLOW"  - "STRONG" to "STRONG/FAST"  - "VERY STRONG" to "VERY STRONG / VERY FAST"  - Added note "10%/90% is the"  Table 14: I/O input electrical characteristics:
29-Jun-2017	2 (cont')	- Parameter "I <sub>LKG</sub> " (Medium Pads (P), TJ=150°C/360 mA) removed. Table 11: I/O pull-up/pull-down electrical characteristics:  - Added note "When the device enters into standby mode an ADC function." Table 12: WEAK/SLOW I/O output characteristics:  - Added "10%-90% in description of parameter "t <sub>TR_W</sub> ".  - For parameter "F <sub>max_W</sub> ", updated condition "25 pF load" to "CL=25pF"  - For parameter "t <sub>TR_S</sub> ", changed min value (25 pF load) from "4" to "3"  - Changed min value (50 pF load) from "6" to "5"  - For parameter "lt <sub>SKEW_W</sub>  ", changed max value from "30" to "25". Table 13: MEDIUM I/O output characteristics:  - Added "10%-90% in description of parameter "t <sub>TR_M</sub> ".  - For parameter "lt <sub>SKEW_W</sub>  ", changed max value from "30" to "25". Table 14: STRONG/FAST I/O output characteristics:  - Added "10%-90% in description of parameter "t <sub>TR_S</sub> ".  - Parameter "l <sub>DCMAX_S</sub> " updated:  - Condition added "V <sub>DD</sub> =5V±10%  - Condition added "V <sub>DD</sub> =5V±10%  - Condition added "V <sub>DD</sub> =3.3V±10%, Max value updated to 5.5mA  - For parameter "lt <sub>SKEW_W</sub>  ", changed max value from "30" to "25". Table 16: I/O consumption:  - Updated all the max values of parameters I <sub>DYN_W</sub> and I <sub>DYN_M</sub> Section 3.8.3: I/O pad current specifications:  - Replaced all occurences of "50 pF load" with "CL=50pF".  - Removed note "The external ballast"  Table 19: PLL0 electrical characteristics:  - For parameter "l <sub>PLL0</sub> ", classification changed from "C" to "T".  - Footnote "Jitter valuesmeasurement" added for parameters:  -  ΔPLL0PHI0SPJ   - ΔPLLOHI



Table 56. Document revision history (continued)

Table 21: External 40 MHz oscillator electrical speci  Footnote "I <sub>xatl</sub> is the oscillatorTest circuit is show "I <sub>xatl</sub> is the oscillatorstartup of the oscillator".  Minimum value of parameter "V <sub>IHEXT</sub> " updated fro	
- Maximum value of parameter "V <sub>ILEXT</sub> " updated fn 0.75" - Parameter "g <sub>m</sub> ", value "D" updated to "P" for "f <sub>XTA</sub> others Footnote "This parameter is100% tested" updat crystal mode". Also added to parameter "V <sub>I</sub> - For parameters "V <sub>IHEXT</sub> " and "V <sub>ILEXT</sub> ", Condition * V <sub>DD_HV_OSC</sub> " - Classification for parameters "C <sub>S_EXTAL</sub> " and "C <sub>S_"D"</sub> Updated classification, conditions, min and max v — Min and Max value of parameters C <sub>S_EXTAL</sub> and C and "7" (max).  Renamed the section "RC oscillator 1024 kHz" to S RC oscillator Table 22: Internal RC oscillator electrical specification - For parameter "I <sub>FIRC</sub> ", replaced max value of 300 - Added footnote to the description For parameter I <sub>FIRC</sub> , changed the max value to 60 - Min, Typ and Max value of "ôf <sub>var_SW</sub> " updated fror "±0.3" and "0.5" respectively.  Table 23: 1024 kHz internal RC oscillator electrical - For parameter "ôf <sub>var_V</sub> ", minimum and maximum and "+0.05" to "-5" and "+5" For parameter "ôf <sub>var_Y</sub> ", and "ôf <sub>var_V</sub> " changed the Table 24: ADC pin specification: - For I <sub>LKG</sub> , changed condition "C" to "—" For parameter C <sub>P2</sub> , updated the max value to "1". Table 25: SARn ADC electrical specification: - Classification for parameter "I <sub>ADCREFH</sub> " changed "5" to "parameter "ADCK (High frequency mode), chan "5" 13.33" Deleted footnote "Values are subject to change (FLSB) after characterization"	wn in Figure 8" modified to om "V <sub>REF</sub> +0.6" to om "V <sub>REF</sub> -0.6" to "V <sub>REF</sub> -0.29 ted to "Applies to anto "—" updated to "V <sub>REF</sub> = 0.29 _EXTAL" changed from "T" to values for parameter "g <sub>m</sub> ". C <sub>S_XTAL</sub> updated to "3" (min) tection 3.11.3: Low power ons: with 600.  00 and added footnote. m "-1", "-", "1" to "-0.5", characteristics: value updated from "-0.05" to cassification to "P".  from "C" to "T". Inged min value from "7.5" to

Table 56. Document revision history (continued)

Date	Revision	Changes
29-Jun-2017	2 (cont')	Table 29: Standby regulator specifications:  - Updated the min and max values for parameter V <sub>SBY</sub> .  - For parameter IDD <sub>SBY</sub> , added "0.984" to typ column.  Table 30: Voltage monitor electrical characteristics:  - Updated the Typ value of parameter V <sub>POR200_C</sub> - Updated the min, typ, and max values of parameter V <sub>LVD100_SB</sub> ,.  - Updated the min and max values for parameter V <sub>MVD270_SBY</sub> .  - Removed "PowerOn Reset LV"  Updated Section 3.14: Flash  Updated Figure 8: Input equivalent circuit (Fast SARn and SARB channels)  Updated Figure 22: DSPI CMOS master mode — classic timing, CPHA = 1  Table 35: Nexus debug port timing:  - Classification of parameters "t <sub>EVTIPW</sub> " and "t <sub>EVTOPW</sub> " changed from "P" to "D".  Table 38: DSPI CMOS master classic timing (full duplex and output only) —  MTFE = 0, CPHA = 0 or 1:  - Changed the Min value of tsck (very strong) from 33 to 59.  Added Section 3.15.3: CAN timing  Table 46: eTQFP64 package mechanical data:  - Updated the values.  Table 47: eTQFP100 package mechanical data:  - Updated the values.  Table 48: eTQFP144 package mechanical data:  - Updated the values.  Table 49: Thermal characteristics for 64 exposed pad eTQFP package:  - Removed parameter R <sub>BJMA</sub> .  Table 50: Thermal characteristics for 100 exposed pad eTQFP package:  - Removed parameter R <sub>BJMA</sub> .  - Updated the values of all the parameters.  Table 51: Thermal characteristics for 144 exposed pad eTQFP package:  - Removed parameter R <sub>BJMA</sub> .



Table 56. Document revision history (continued)

Date	Revision	Changes
		The following are the changes in this version of the Datasheet.
04-Jun-2018	3	Replaced reference to IO_definition excel file by "the device pin out IO definition excel file", throughout the document.  Minor formatting changes throughout the document.  Section 2: Package pinouts and signal descriptions:  Changed introduction sentence since the pinout excel file will no longer be attached to the Datasheet.  Table 6: Device supply relation during power-up/power-down sequence: Added a note "The application" to parameter V <sub>DD_HV_OSC</sub> Table 8: Device consumption:  — "I <sub>DD_LKG</sub> ": added footnote "I <sub>DD_LKG</sub> and I <sub>DD_LV</sub> are reported as"  — "I <sub>DD_LY</sub> ": added Footnote "I <sub>DD_LKG</sub> and I <sub>DD_LV</sub> are reported as"  — "Updated table footnote 4.  — Updated table footnote 4.  — Updated all the typical and maximum values for I <sub>DD_LKG</sub> , I <sub>DDSTBY8</sub> , and I <sub>DDSTBY64</sub> parameters.  Table 9: I/O pad specification descriptions:  Removed latest sentence at Standby pads description.  Table 14: STRONG/FAST I/O output characteristics:  Updated values for t <sub>TR_S</sub> for condition CL = 25 pF and CL = 50 pF Table 15: VERY STRONG/VERY FAST I/O output characteristics:  — "tTR20-80" replaced by "tTR20-8_V"  — "tTRTTL" replaced by "tTR20-8_V"  — "tTRTTL" replaced by "tTRTL_V"  — "Σt <sub>TR20-80</sub> " replaced by "Σt <sub>TR20-80</sub> v"  Table 19: PLL0 electrical characteristics:  — Added "fi <sub>INFIN</sub> "  Symbol "fi <sub>INFIN</sub> ": changed "C" by "—" in column "C"  [Δp <sub>LL0PHIOSPJ</sub> ]: changed "C" by "—" in column "C"  [Δp <sub>LL0PHIOSPJ</sub> ]: changed "T" by "D" and added pk-pk to Conditions value  — The maximum value of f <sub>PLL0PHIO</sub> is changed from "400" to "FSYS" with a footnote.  Table 20: PLL1 electrical characteristics:  Added "fi <sub>INFIN</sub> "  Table 21: External 40 MHz oscillator electrical specifications:  — Changed "i.e." by "that is" in note "Amplitude on the EXTAL  — Changed table footnote 3 by: This value is determined by the crystal manufacturer and board design, and it can potentially be higher than the maximum provided.  — Table footnote 1 updated: "DCF clients XOSC_LF_EN and XOSC_EN_40MHZ" changed "DCF clients XOSC_LFREO_SEL"

Table 56. Document revision history (continued)

Date	Revision	Changes
		Table 24: ADC pin specification:
		- Updated Max value for C <sub>S</sub>
		- For parameter C <sub>P2</sub> , updated the max value from "1" to "2".
		- Changed Max value = 1 by 2 for Cp2 SARB channels
		Table 25: SARn ADC electrical specification:
		<ul> <li>Added symbols tADCINIT and tADCBIASINIT</li> </ul>
		<ul><li>Column "C" splitted and added "D" for I<sub>ADV_S</sub></li></ul>
		Figure 11: Voltage monitor threshold definition:
		Right blue line adjusted on the top figure.
		Section 3.13.1: Power management integration:
		Added sentence "It is recommendeddevice itself".
04-Jun-2018	3 (cont'd)	Table 28: Linear regulator specifications:
		Updated values for symbol "DIDDMREG", Min: 50 changed to -50.
		Section 3.14: Flash:
		Updated the section.
		Table 41: CAN timing:
		Added columns for "CC" and "D".
		Section 4.4: Package thermal characteristics:
		Removed table "Thermal characteristics for 144 exposed pad eTQFP package"
		Figure 33: Ordering information scheme:
		For Packing, replaced "R" with "X" and removed description related to "R".
		Updated the description of "X".
		Added Table 52: RAM options and Table 51: Code Flash options.
		The following are the changes in this version of the Datasheet.
		Minor formatting changes throughout the document.
		Updated Title of the document
		Updated the sub-title of the document
		Added picture and dimension for QFN48
		Updated Table 1: Device summary
01-Dec-2020	4	Updated Chapter 1: Introduction:
		Removed "Document overview" section title.
		Updated section 1.2 Description to Chapter 2: Description
		opulated section 1.2 Description to onapter 2. Description
		Chapter 4: Electrical characteristics
		Section 4.2: Absolute maximum ratings
		Table 4: Absolute maximum ratings:
		– Added cross reference to footnote 2. to all $V_{DD\ HV^*}$ and $V_{IN}$
		<ul> <li>Removed Symbol V<sub>DD_HV_IO_FLEX</sub> for Parameter "I/O supply voltage"</li> </ul>

Table 56. Document revision history (continued)

Date	Revision	e 56. Document revision history (continued)  Changes
	1,01101011	Section 4.3: Operating conditions
		Table 5: Operating conditions:
		- V <sub>DD HV ADR S</sub> : removed line for C condition.:
		- T <sub>J</sub> : changed value in column C from "P" to "C".
		<ul> <li>Removed Symbol V<sub>DD_HV_IO_FLEX</sub> for Parameter "I/O supply voltage"</li> </ul>
		Section 4.5: Electromagnetic compatibility characteristics
		Updated section title from Electromagnetic emission characteristics to Electromagnetic compatibility characteristics.
		Updated Section 4.6: Temperature profile
		Section 4.7: Device consumption
		Table 8: Device consumption: move table footnote 1. from table title to "Value".
		Section 4.9: Reset pad (PORST) electrical characteristics
		Figure 5: Startup Reset requirements: deleted VDDMIN
	4 (Cont'd)	Section 4.10: PLLs
		Section 4.10.1: PLL0
01-Dec-2020		Table 19: PLL0 electrical characteristics: changed condition from T to D for  DPLL0PHI1SPJ , DPLL0LTJ and IPLL0.
0.1 200 2020		Section 4.10.2: PLL1
		Table 20: PLL1 electrical characteristics: changed condition from T to D for IPLL1
		Section 4.11: Oscillators
		Section 4.11.2: RC oscillator 16 MHz
		Table 22: Internal RC oscillator electrical specifications:
		– updated Max value for I <sub>FIRC.</sub>
		- Updated 2.
		Section 4.12: ADC system
		Figure 8: Input equivalent circuit (Fast SARn and SARB channels): added parameter "CEXT: external capacitance" and component to scheme.
		Table 24: ADC pin specification: added row for symbol "CEXT / SR"
		Updated Section 4.12.1: ADC input description
1		Updated Section 4.12.2: SAR ADC 12 bit electrical specification
1		Section 4.13: Power management
		Section 4.13.1: Power management integration
		Table 27: External components integration:  – Updated Conditions for C <sub>RV</sub> .
		- Updated containers for GBV.  - Updated notes content and numbering

Table 56. Document revision history (continued)



Table 56. Document revision history (continued)

Date	Revision	Changes
01-Dec-2020	4 (Cont'd)	Moved notes to new section Section 5.3.1: Package mechanical drawings and data information Added Section 5.4: QFN48 package information
		Section 5.4: Package thermal characteristics Added Section 5.5.3: QFN48
		Chapter 6: Ordering information
		Figure 42: Ordering information scheme:
		<ul> <li>Added figure footnote</li> </ul>
		- For Package: added information for QFN48
26-Feb-2024	5	The following are the changes in this version of the Datasheet.
		Removed picture and dimension for QFN48
		Table 1: Device summary: removed the QFN48 package row.
		Section 4.12: ADC system
		Table 24: ADC pin specification: Updated unit for Symbol R <sub>SAFEPD</sub> .
		Chapter 5: Package information
		Section "QFN48 package information": removed QFN48 package.
		Section 5.4: Package thermal characteristics
		Section "QFN48": removed.
		Chapter 6: Ordering information
		Figure 42: Ordering information scheme: for Package: removed information for QFN48.

#### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics - All rights reserved



DS11597 Rev 5 111/111