

16



The revision list can be viewed directly by clicking the title page.

The revision list summarizes the locations of revisions and additions. Details should always be checked by referring to the relevant text.

# H8/3694Group

## Hardware Manual

Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Tiny Series

H8/3694N	HD64N3694G,	HD6483694G,
H8/3694F	HD64F3694,	HD64F3694G,
H8/3694	HD6433694,	HD6433694G,
H8/3693	HD6433693,	HD6433693G,
H8/3692	HD6433692,	HD6433692G,
H8/3691	HD6433691,	HD6433691G,
H8/3690	HD6433690,	HD6433690G

Hardware Manua

Rev.4.00 Revision Date: Mar. 18, 2004

RenesasTechnology www.renesas.com

Rev. 4.00, 03/04, page ii of xxviii



#### Keep safety first in your circuit designs!

 Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any thirdparty's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

Renesas

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

Rev. 4.00, 03/04, page iii of xxviii

#### **General Precautions on Handling of Product**

- 1. Treatment of NC Pins
- Note: Do not connect anything to the NC pins.

The NC (not connected) pins are either not connected to any of the internal circuitry or are used as test pins or to reduce noise. If something is connected to the NC pins, the operation of the LSI is not guaranteed.

- 2. Treatment of Unused Input Pins
- Note: Fix all unused input pins to high or low level. Generally, the input pins of CMOS products are high-impedance input pins. If unused pins are in their open states, intermediate levels are induced by noise in the vicinity, a passthrough current flows internally, and a malfunction may occur.
- 3. Processing before Initialization
- Note: When power is first supplied, the product's state is undefined. The states of internal circuits are undefined until full power is supplied throughout the chip and a low level is input on the reset pin. During the period where the states are undefined, the register settings and the output state of each pin are also undefined. Design your system so that it does not malfunction because of processing while it is in this undefined state. For those products which have a reset function, reset the LSI immediately
- 4. Prohibition of Access to Undefined or Reserved Addresses

after the power supply has been turned on.

Note: Access to undefined or reserved addresses is prohibited. The undefined or reserved addresses may be used to expand functions, or test registers may have been be allocated to these addresses. Do not access these registers; the system's operation is not guaranteed if they are accessed.



## Configuration of This Manual

This manual comprises the following items:

- 1. General Precautions on Handling of Product
- 2. Configuration of This Manual
- 3. Preface
- 4. Contents
- 5. Overview
- 6. Description of Functional Modules
  - CPU and System-Control Modules
  - On-Chip Peripheral Modules

The configuration of the functional description of each module differs according to the module. However, the generic style includes the following items:

- i) Feature
- ii) Input/Output Pin
- iii) Register Description
- iv) Operation
- v) Usage Note

When designing an application system that includes this LSI, take notes into account. Each section includes notes in relation to the descriptions given, and usage notes are given, as required, as the final part of each section.

- 7. List of Registers
- 8. Electrical Characteristics
- 9. Appendix

10. Main Revisions and Additions in this Edition (only for revised versions)

The list of revisions is a summary of points that have been revised or added to earlier versions. This does not include all of the revised contents. For details, see the actual locations in this manual.

Renesas

11. Index

Rev. 4.00, 03/04, page v of xxviii

## Preface

The H8/3694 Group are single-chip microcomputers made up of the high-speed H8/300H CPU employing Renesas Technology original architecture as their cores, and the peripheral functions required to configure a system. The H8/300H CPU has an instruction set that is compatible with the H8/300 CPU.

- Target Users: This manual was written for users who will be using the H8/3694 Group in the design of application systems. Target users are expected to understand the fundamentals of electrical circuits, logical circuits, and microcomputers.
- Objective: This manual was written to explain the hardware functions and electrical characteristics of the H8/3694 Group to the target users. Refer to the H8/300H Series Programming Manual for a detailed description of the instruction set.

Notes on reading this manual:

- In order to understand the overall functions of the chip Read the manual according to the contents. This manual can be roughly categorized into parts on the CPU, system control functions, peripheral functions and electrical characteristics.
- In order to understand the details of the CPU's functions Read the H8/300H Series Programming Manual.
- In order to understand the details of a register when its name is known

Read the index that is the final part of the manual to find the page number of the entry on the register. The addresses, bits, and initial values of the registers are summarized in section 20, List of Registers.

Example: Bit order: The MSB is on the left and the LSB is on the right.

Notes:

When using the on-chip emulator (E10T) for H8/3694 program development and debugging, the following restrictions must be noted (the on-chip debugging emulator (E7) can also be used).

- 1. The  $\overline{\text{NMI}}$  pin is reserved for the E10T, and cannot be used.
- 2. Pins P85, P86, and P87 cannot be used. In order to use these pins, additional hardware must be provided on the user board.
- 3. Area H'7000 to H'7FFF is used by the E10T, and is not available to the user.
- 4. Area H'F780 to H'FB7F must on no account be accessed.
- 5. When the E10T is used, address breaks can be set as either available to the user or for use by the E10T. If address breaks are set as being used by the E10T, the address break control registers must not be accessed.

Rev. 4.00, 03/04, page vi of xxviii



- 6. When the E10T is used, NMI is an input/output pin (open-drain in output mode), P85 and P87 are input pins, and P86 is an output pin.
- Related Manuals: The latest versions of all related manuals are available from our web site. Please ensure you have the latest versions of all documents you require. http://www.renesas.com/eng/

H8/3694 Group manuals:

Document Title	Document No.
H8/3694 Group Hardware Manual	This manual
H8/300H Series Programming Manual	ADE-602-053

User's manuals for development tools:

Document Title	Document No.
H8S, H8/300 Series C/C++ Compiler, Assembler, Optimizing Linkage Editor User's Manual	ADE-702-247
H8S, H8/300 Series Simulator/Debugger User's Manual	ADE-702-282
H8S, H8/300 Series High-Performance Embedded Workshop, High-Performance Debugging Interface Tutorial	ADE-702-231
High-Performance Embedded Workshop User's Manual	ADE-702-201

Application notes:

Document Title	Document No.
Single Power Supply F-ZTAT <sup>™</sup> On-Board Programming	ADE-502-055



Rev. 4.00, 03/04, page viii of xxviii



## Contents

Secti	on 1 (	Dverview1		
1.1	Feature	s1		
1.2	Internal Block Diagram			
1.3	Pin Arr	angement		
1.4	Pin Fun	actions		
<b>a</b>				
		CPU11		
2.1		s Space and Memory Map12		
2.2	0	r Configuration15		
	2.2.1	General Registers		
	2.2.2	Program Counter (PC)		
	2.2.3	Condition-Code Register (CCR)		
2.3	Data Fo	ormats19		
	2.3.1	General Register Data Formats		
	2.3.2	Memory Data Formats		
2.4	Instruct	ion Set		
	2.4.1	Table of Instructions Classified by Function		
	2.4.2	Basic Instruction Formats		
2.5	Address	sing Modes and Effective Address Calculation		
	2.5.1	Addressing Modes		
	2.5.2	Effective Address Calculation		
2.6	Basic B	us Cycle		
	2.6.1	Access to On-Chip Memory (RAM, ROM)		
	2.6.2	On-Chip Peripheral Modules		
2.7	CPU St	ates		
2.8	Usage I	Notes		
	2.8.1	Notes on Data Access to Empty Areas		
	2.8.2	EEPMOV Instruction		
	2.8.3	Bit Manipulation Instruction		
Secti		Exception Handling47		
3.1	-	on Sources and Vector Address47		
3.2	Registe	r Descriptions		
	3.2.1	Interrupt Edge Select Register 1 (IEGR1)		
	3.2.2	Interrupt Edge Select Register 2 (IEGR2)		
	3.2.3	Interrupt Enable Register 1 (IENR1)		
	3.2.4	Interrupt Flag Register 1 (IRR1)		
	3.2.5	Wakeup Interrupt Flag Register(IWPR)		
3.3	Reset E	xception Handling54		



Rev. 4.00, 03/04, page ix of xxviii

3.4	3.4 Interrupt Exception Handling		
	3.4.1	External Interrupts	55
	3.4.2	Internal Interrupts	56
	3.4.3	Interrupt Handling Sequence	56
	3.4.4	Interrupt Response Time	58
3.5	Usage	Notes	60
	3.5.1	Interrupts after Reset	60
	3.5.2	Notes on Stack Area Use	60
	3.5.3	Notes on Rewriting Port Mode Registers	60
Secti	on 4	Address Break	.61
4.1		er Descriptions	
	4.1.1	Address Break Control Register (ABRKCR)	
	4.1.2	Address Break Status Register (ABRKSR)	
	4.1.3	Break Address Registers (BARH, BARL)	
	4.1.4	Break Data Registers (BDRH, BDRL)	
4.2		ion	
	operat		0.
Secti	on 5	Clock Pulse Generators	67
5.1	System	Clock Generator	68
	5.1.1	Connecting Crystal Resonator	68
	5.1.2	Connecting Ceramic Resonator	69
	5.1.3	External Clock Input Method	69
5.2	Subclo	ck Generator	70
	5.2.1	Connecting 32.768-kHz Crystal Resonator	70
	5.2.2	Pin Connection when Not Using Subclock	71
5.3	Prescal	ers	71
	5.3.1	Prescaler S	71
	5.3.2	Prescaler W	71
5.4	Usage	Notes	72
	5.4.1	Note on Resonators	72
	5.4.2	Notes on Board Design	72
Secti	on 6	Power-Down Modes	.73
6.1		er Descriptions	
	6.1.1	System Control Register 1 (SYSCR1)	
	6.1.2	System Control Register 2 (SYSCR2)	
	6.1.3	Module Standby Control Register 1 (MSTCR1)	
6.2		Fransitions and States of LSI.	
~	6.2.1	Sleep Mode	
	6.2.2	Standby Mode	
	6.2.3	Subsleep Mode	
	6.2.4	Subactive Mode	
_	·		



6.3	Operating Frequency in Active Mode	
6.4	Direct Transition	
	6.4.1 Direct Transition from Active Mode to Subactive Mode	
	6.4.2 Direct Transition from Subactive Mode to Active Mode	
6.5	Module Standby Function	
<b>C</b> (	· 7 DOM	07
	ion 7 ROM	
7.1	Block Configuration	
7.2	Register Descriptions	
	7.2.1 Flash Memory Control Register 1 (FLMCR1)	
	7.2.2 Flash Memory Control Register 2 (FLMCR2)	
	7.2.3 Erase Block Register 1 (EBR1)	
	7.2.4 Flash Memory Power Control Register (FLPWCR)	
	7.2.5 Flash Memory Enable Register (FENR)	
7.3	On-Board Programming Modes	
	7.3.1 Boot Mode	
	7.3.2 Programming/Erasing in User Program Mode	
7.4	Flash Memory Programming/Erasing	
	7.4.1 Program/Program-Verify	
	7.4.2 Erase/Erase-Verify	
	7.4.3 Interrupt Handling when Programming/Erasing Flash Memory	
7.5	Program/Erase Protection	
	7.5.1 Hardware Protection	
	7.5.2 Software Protection	
	7.5.3 Error Protection	
7.6	Programmer Mode	
7.7	Power-Down States for Flash Memory	
Sect	ion 8 RAM	101
Cast		102
	ion 9 I/O Ports	
9.1	Port 1	
	9.1.1 Port Mode Register 1 (PMR1)	
	9.1.2 Port Control Register 1 (PCR1)	
	9.1.3 Port Data Register 1 (PDR1)	
	9.1.4 Port Pull-Up Control Register 1 (PUCR1)	
	9.1.5 Pin Functions	
9.2	Port 2	
	9.2.1 Port Control Register 2 (PCR2)	
	9.2.2 Port Data Register 2 (PDR2)	
	9.2.3 Pin Functions	
9.3	Port 5	
	9.3.1 Port Mode Register 5 (PMR5)	

Rev. 4.00, 03/04, page xi of xxviii

	9.3.2	Port Control Register 5 (PCR5)	113
	9.3.3	Port Data Register 5 (PDR5)	113
	9.3.4	Port Pull-Up Control Register 5 (PUCR5)	114
	9.3.5	Pin Functions	114
9.4	Port 7.		116
	9.4.1	Port Control Register 7 (PCR7)	117
	9.4.2	Port Data Register 7 (PDR7)	117
	9.4.3	Pin Functions	118
9.5	Port 8.		119
	9.5.1	Port Control Register 8 (PCR8)	119
	9.5.2	Port Data Register 8 (PDR8)	120
	9.5.3	Pin Functions	120
9.6	Port B		123
	9.6.1	Port Data Register B (PDRB)	123
Sect	ion 10	Timer A	125
10.1			
10.2		Dutput Pins	
10.3	-	er Descriptions	
	10.3.1	•	
		Timer Counter A (TCA)	
10.4		ion	
	-	Interval Timer Operation	
		Clock Time Base Operation	
		Clock Output	
10.5		Note	
Sect	ion 11	Timer V	131
11.1			
11.1		Dutput Pins	
11.2	-	er Descriptions	
11.5	11.3.1	-	
	11.3.2	Time Constant Registers A and B (TCORA, TCORB)	
	11.3.3	Timer Control Register V0 (TCRV0)	
		Timer Control/Status Register V (TCSRV)	
		Timer Control Register V1 (TCRV1)	
11.4		ion	
11.4	-	Timer V Operation	
11.5		V Application Examples	
11.3		Pulse Output with Arbitrary Duty Cycle	
		Pulse Output with Arbitrary Duty Cycle Pulse Output with Arbitrary Pulse Width and Delay from TRGV Input	
11.6			
11.0	Usage	Notes	143

Rev. 4.00, 03/04, page xii of xxviii

Secti	on 12	Timer W	145
12.1	Feature	S	145
12.2	Input/C	Output Pins	147
12.3	Registe	r Descriptions	148
	12.3.1	Timer Mode Register W (TMRW)	149
	12.3.2	Timer Control Register W (TCRW)	150
	12.3.3	Timer Interrupt Enable Register W (TIERW)	151
	12.3.4	Timer Status Register W (TSRW)	152
	12.3.5	Timer I/O Control Register 0 (TIOR0)	153
		Timer I/O Control Register 1 (TIOR1)	
	12.3.7	Timer Counter (TCNT)	156
	12.3.8	General Registers A to D (GRA to GRD)	156
12.4	Operati	on	157
	12.4.1	Normal Operation	157
		PWM Operation	
12.5	Operati	on Timing	165
		TCNT Count Timing	
	12.5.2	Output Compare Output Timing	165
	12.5.3	Input Capture Timing	166
	12.5.4	Timing of Counter Clearing by Compare Match	167
	12.5.5	Buffer Operation Timing	167
	12.5.6	Timing of IMFA to IMFD Flag Setting at Compare Match	
	12.5.7	Timing of IMFA to IMFD Setting at Input Capture	
	12.5.8	Timing of Status Flag Clearing	169
12.6	Usage 1	Notes	170
<b>c</b>	10		170
		Watchdog Timer	
13.1		s	
13.2	-	r Descriptions	
		Timer Control/Status Register WD (TCSRWD)	
		Timer Counter WD (TCWD)	
10.0		Timer Mode Register WD (TMWD)	
13.3	Operati	on	177
Secti	on 14	Serial Communication Interface3 (SCI3)	179
14.1		s	
14.2		Output Pins	
14.3		r Descriptions	
1 1.5		Receive Shift Register (RSR)	
		Receive Data Register (RDR)	
	14.3.3	Transmit Shift Register (TSR)	
	14.3.4	-	
	14.3.5	-	
	1 1.5.5		- 05

Rev. 4.00, 03/04, page xiii of xxviii

	14.3.6	Serial Control Register 3 (SCR3)	. 184
	14.3.7	Serial Status Register (SSR)	186
	14.3.8	Bit Rate Register (BRR)	. 188
14.4	Operati	ion in Asynchronous Mode	. 195
	14.4.1	Clock	195
	14.4.2	SCI3 Initialization	. 196
	14.4.3	Data Transmission	. 197
	14.4.4	Serial Data Reception	199
14.5	Operati	on in Clocked Synchronous Mode	203
	14.5.1	Clock	203
	14.5.2	SCI3 Initialization	203
	14.5.3	Serial Data Transmission	204
	14.5.4	Serial Data Reception (Clocked Synchronous Mode)	206
	14.5.5	Simultaneous Serial Data Transmission and Reception	208
14.6	Multip	rocessor Communication Function	210
	14.6.1	Multiprocessor Serial Data Transmission	211
	14.6.2	Multiprocessor Serial Data Reception	.212
14.7	Interru	pts	216
14.8	Usage	Notes	217
	14.8.1	Break Detection and Processing	217
	14.8.2	Mark State and Break Sending	217
	14.8.3	Receive Error Flags and Transmit Operations	
		(Clocked Synchronous Mode Only)	217
	14.8.4	Receive Data Sampling Timing	
		and Reception Margin in Asynchronous Mode	.218
Secti	ion 15	I <sup>2</sup> C Bus Interface 2 (IIC2)	219
15.1		S	
15.2		Dutput Pins	
15.3	-	er Descriptions	
15.5	-	I <sup>2</sup> C Bus Control Register 1 (ICCR1)	
		I <sup>2</sup> C Bus Control Register 2 (ICCR2)	
		I <sup>2</sup> C Bus Mode Register (ICMR)	
		I <sup>2</sup> C Bus Interrupt Enable Register (ICIER)	
		I <sup>2</sup> C Bus Status Register (ICSR)	
		Slave Address Register (SAR)	
		I <sup>2</sup> C Bus Transmit Data Register (ICDRT)	
		I <sup>2</sup> C Bus Receive Data Register (ICDRF)	
		I <sup>2</sup> C Bus Shift Register (ICDRS)	
15.4		ion	
1.5.4	-	I <sup>2</sup> C Bus Format	
		Master Transmit Operation	
		Master Receive Operation	
	1.7.4)		. 200



	15.4.4	Slave Transmit Operation	.238
	15.4.5	Slave Receive Operation	.240
	15.4.6	Clocked Synchronous Serial Format	.242
	15.4.7	Noise Canceler	.244
	15.4.8	Example of Use	. 245
15.5	Interru	pt Request	. 249
15.6	Bit Syr	nchronous Circuit	.250
Sect	ion 16	A/D Converter	.251
16.1		28	
16.2	-	Dutput Pins	
16.3	-	er Descriptions	
	16.3.1	A/D Data Registers A to D (ADDRA to ADDRD)	.254
		A/D Control/Status Register (ADCSR)	
	16.3.3	A/D Control Register (ADCR)	.256
16.4	Operat	ion	.257
	16.4.1	Single Mode	.257
	16.4.2	Scan Mode	.257
	16.4.3	Input Sampling and A/D Conversion Time	.258
	16.4.4	External Trigger Input Timing	. 259
16.5	A/D Co	onversion Accuracy Definitions	.260
16.6	Usage	Notes	.261
	16.6.1	Permissible Signal Source Impedance	.261
	16.6.2	Influences on Absolute Accuracy	.261
Sect	ion 17	EEPROM	.263
17.1	Feature	25	.263
17.2	Input/C	Dutput Pins	.265
17.3	Registe	er Description	. 265
	17.3.1	EEPROM Key Register (EKR)	.265
17.4	Operat	ion	.266
	17.4.1	EEPROM Interface	. 266
	17.4.2	Bus Format and Timing	. 266
	17.4.3	Start Condition	.266
	17.4.4	Stop Condition	.267
	17.4.5	Acknowledge	.267
		Slave Addressing	
	17.4.7	Write Operations	.268
	17.4.8	Acknowledge Polling	
	17.4.9	Read Operation	
17.5		Notes	
		Data Protection at V <sub>cc</sub> On/Off	
		Write/Erase Endurance	



Rev. 4.00, 03/04, page xv of xxviii

	17.5.3	Noise Suppression Time	. 273
Secti	on 18	Power-On Reset and Low-Voltage Detection Circuits (Optional)	.275
18.1		8	
18.2		r Descriptions	
	-	Low-Voltage-Detection Control Register (LVDCR)	
		Low-Voltage-Detection Status Register (LVDSR)	
18.3		on	
	1	Power-On Reset Circuit	
		Low-Voltage Detection Circuit	
Secti	on 19	Power Supply Circuit	.283
19.1		Jsing Internal Power Supply Step-Down Circuit	
19.2		Not Using Internal Power Supply Step Down Circuit	
17.2	When I	to come internal rower supply step Down cheattanning	201
Secti	on 20	List of Registers	285
20.1		r Addresses (Address Order)	
20.1	-	r Bits	
20.2	-	rs States in Each Operating Mode	
Saati	on <b>7</b> 1	Electrical Characteristics	207
21.1		te Maximum Ratings	. 297
21.2		cal Characteristics $TTM V_{\text{resident}}$	207
		AT <sup>™</sup> Version, EEPROM Stacked F-ZTAT <sup>™</sup> Version)	
		Power Supply Voltage and Operating Ranges	
		DC Characteristics	
		AC Characteristics	
		A/D Converter Characteristics	
		Watchdog Timer Characteristics	
		Flash Memory Characteristics	
		EEPROM Characteristics	
		Power-Supply-Voltage Detection Circuit Characteristics (Optional)	
		Power-On Reset Circuit Characteristics (Optional)	. 315
21.3		cal Characteristics	
		ROM Version, EEPROM Stacked Mask-ROM Version)	
		Power Supply Voltage and Operating Ranges	
		DC Characteristics	
	21.3.3	AC Characteristics	
	21.3.4		
	21.3.5	e	
		EEPROM Characteristics	
		Power-Supply-Voltage Detection Circuit Characteristics (Optional)	
	21.3.8	Power-On Reset Circuit Characteristics (Optional)	. 330
Rev. 4	1.00, 03/	04, page xvi of xxviii	

21.4	Operation Timing	331
	Output Load Condition	
Appe	endix A Instruction Set	335
A.1	Instruction List	335
A.2	Operation Code Map	350
A.3	Number of Execution States	
A.4	Combinations of Instructions and Addressing Modes	364
Appe	endix B I/O Port Block Diagrams	365
B.1	I/O Port Block Diagrams	365
B.2	Port States in Each Operating State	381
Appe	endix C Product Code Lineup	382
Appe	endix D Package Dimensions	385
Appe	endix E EEPROM Stacked-Structure Cross-Sectional View	389
Mair	n Revisions and Additions in this Edition	391
Index	X	397



Rev. 4.00, 03/04, page xviii of xxviii



## Figures

Section 1		
Figure 1.1	Internal Block Diagram of H8/3694 Group of $F$ -ZTAT <sup>TM</sup> and Mask-ROM	
	Versions	
	Internal Block Diagram of H8/3694N (EEPROM Stacked Version)	4
Figure 1.3	Pin Arrangement of H8/3694 Group of F-ZTAT <sup>TM</sup> and Mask-ROM Versions	
	(FP-64E, FP-64A)	5
Figure 1.4	Pin Arrangement of H8/3694 Group of F-ZTAT <sup>TM</sup> and Mask-ROM Versions	
	(FP-48F, FP-48B, TNP-48)	
Figure 1.5	Pin Arrangement of H8/3694N (EEPROM Stacked Version) (FP-64E)	7
Section 2	СРИ	
Figure 2.1	Memory Map (1)	12
Figure 2.1	Memory Map (2)	13
Figure 2.1	Memory Map (3)	14
Figure 2.2	CPU Registers	15
Figure 2.3	Usage of General Registers	16
Figure 2.4	Relationship between Stack Pointer and Stack Area	17
Figure 2.5	General Register Data Formats (1)	19
Figure 2.5	General Register Data Formats (2)	20
Figure 2.6	Memory Data Formats	21
Figure 2.7	Instruction Formats	32
Figure 2.8	Branch Address Specification in Memory Indirect Mode	35
Figure 2.9	On-Chip Memory Access Cycle	38
Figure 2.10	On-Chip Peripheral Module Access Cycle (3-State Access)	39
Figure 2.11	CPU Operation States	40
Figure 2.12	State Transitions	41
Figure 2.13	Example of Timer Configuration with Two Registers Allocated to	
	Same Address	42
Section 3	Exception Handling	
	Reset Sequence	56
Figure 3.2	Stack Status after Exception Handling	57
Figure 3.3	Interrupt Sequence	59
Figure 3.4	Port Mode Register Setting and Interrupt Request Flag Clearing Procedure	60
Section 4	Address Break	
Figure 4.1	Block Diagram of Address Break	61
Figure 4.2	Address Break Interrupt Operation Example (1)	64
Figure 4.2	Address Break Interrupt Operation Example (2)	65
Section 5	Clock Pulse Generators	
Figure 5.1	Block Diagram of Clock Pulse Generators	67

Rev. 4.00, 03/04, page xix of xxviii

Figure 5.2 Block Diagram of System Clock Generator	
Figure 5.3 Typical Connection to Crystal Resonator	
Figure 5.4 Equivalent Circuit of Crystal Resonator	
Figure 5.5 Typical Connection to Ceramic Resonator	
Figure 5.6 Example of External Clock Input	
Figure 5.7 Block Diagram of Subclock Generator	
Figure 5.8 Typical Connection to 32.768-kHz Crystal Resonator	70
Figure 5.9 Equivalent Circuit of 32.768-kHz Crystal Resonator	70
Figure 5.10 Pin Connection when not Using Subclock	71
Figure 5.11 Example of Incorrect Board Design	
Section 6 Power-Down Modes	
Figure 6.1 Mode Transition Diagram	
Section 7 ROM	
Figure 7.1 Flash Memory Block Configuration	
Figure 7.2 Programming/Erasing Flowchart Example in User Program Mode	
Figure 7.3 Program/Program-Verify Flowchart	
Figure 7.4 Erase/Erase-Verify Flowchart	
Section 9 I/O Ports	
Figure 9.1 Port 1 Pin Configuration.	
Figure 9.2 Port 2 Pin Configuration.	
Figure 9.3 Port 5 Pin Configuration	
Figure 9.4 Port 7 Pin Configuration	
Figure 9.5 Port 8 Pin Configuration.	
Figure 9.6 Port B Pin Configuration	
Section 10 Timer A	
Figure 10.1 Block Diagram of Timer A	
Section 11 Timer V	
Figure 11.1 Block Diagram of Timer V	
Figure 11.2 Increment Timing with Internal Clock	
Figure 11.3 Increment Timing with External Clock	
Figure 11.4 OVF Set Timing	
Figure 11.5 CMFA and CMFB Set Timing	
Figure 11.6 TMOV Output Timing	
Figure 11.7 Clear Timing by Compare Match	
Figure 11.8 Clear Timing by TMRIV Input	
Figure 11.9 Pulse Output Example	
Figure 11.10 Example of Pulse Output Synchronized to TRGV Input	
Figure 11.11 Contention between TCNTV Write and Clear	
Figure 11.12 Contention between TCORA Write and Compare Match	
Figure 11.13 Internal Clock Switching and TCNTV Operation	

#### Section 12 Timer W

Figure 12.1	Timer W Block Diagram	147
Figure 12.2	Free-Running Counter Operation	
Figure 12.3	Periodic Counter Operation	
Figure 12.4	0 and 1 Output Example (TOA = 0, TOB = 1)	
	Toggle Output Example (TOA = 0, TOB = 1)	
Figure 12.6	Toggle Output Example (TOA = 0, TOB = 1)	
Figure 12.7	Input Capture Operating Example	
Figure 12.8	Buffer Operation Example (Input Capture)	
Figure 12.9	PWM Mode Example (1)	
	PWM Mode Example (2)	
Figure 12.11	Buffer Operation Example (Output Compare)	
Figure 12.12	PWM Mode Example	
	(TOB, TOC, and TOD = 0: initial output values are set to 0)	
Figure 12.13	PWM Mode Example	
	(TOB, TOC, and TOD = 1: initial output values are set to 1)	
	Count Timing for Internal Clock Source	
-	Count Timing for External Clock Source	
Figure 12.16	Output Compare Output Timing	
-	Input Capture Input Signal Timing	
Figure 12.18	Timing of Counter Clearing by Compare Match	
Figure 12.19	Buffer Operation Timing (Compare Match)	
Figure 12.20	Buffer Operation Timing (Input Capture)	
Figure 12.21	Timing of IMFA to IMFD Flag Setting at Compare Match	
Figure 12.22	Timing of IMFA to IMFD Flag Setting at Input Capture	
Figure 12.23	Timing of Status Flag Clearing by CPU	
Figure 12.24	Contention between TCNT Write and Clear	
Figure 12.25	Internal Clock Switching and TCNT Operation	
Figure 12.26	When Compare Match and Bit Manipulation Instruction to TCRW	
	Occur at the Same Timing	
Section 13	Watchdog Timer	
	Block Diagram of Watchdog Timer	173
	Watchdog Timer Operation Example	
•	• • •	1//
	Serial Communication Interface3 (SCI3)	
0	Block Diagram of SCI3	
	Data Format in Asynchronous Communication	
Figure 14.3	Relationship between Output Clock and Transfer Data Phase	
	(Asynchronous Mode)(Example with 8-Bit Data, Parity, Two Stop Bits)	
Figure 14.4	Sample SCI3 Initialization Flowchart	
Figure 14.5	Example SCI3 Operation in Transmission in Asynchronous Mode	
	(8-Bit Data, Parity, One Stop Bit)	
Figure 14.6	Sample Serial Transmission Flowchart (Asynchronous Mode)	
	<b>_</b>	

## RENESAS

Rev. 4.00, 03/04, page xxi of xxviii

Figure 14.7 Example SCI3 Operation in Reception in Asynchronous Mode	
(8-Bit Data, Parity, One Stop Bit)	199
Figure 14.8 Sample Serial Data Reception Flowchart (Asynchronous mode) (1)	201
Figure 14.8 Sample Serial Reception Data Flowchart (2)	202
Figure 14.9 Data Format in Clocked Synchronous Communication	203
Figure 14.10 Example of SCI3 Operation in Transmission in Clocked Synchronous Mode	204
Figure 14.11 Sample Serial Transmission Flowchart (Clocked Synchronous Mode)	205
Figure 14.12 Example of SCI3 Reception Operation in Clocked Synchronous Mode	206
Figure 14.13 Sample Serial Reception Flowchart (Clocked Synchronous Mode)	207
Figure 14.14 Sample Flowchart of Simultaneous Serial Transmit and Receive Operations	
(Clocked Synchronous Mode)	209
Figure 14.15 Example of Communication Using Multiprocessor Format	
(Transmission of Data H'AA to Receiving Station A)	211
Figure 14.16 Sample Multiprocessor Serial Transmission Flowchart	212
Figure 14.17 Sample Multiprocessor Serial Reception Flowchart (1)	213
Figure 14.17 Sample Multiprocessor Serial Reception Flowchart (2)	214
Figure 14.18 Example of SCI3 Operation in Reception Using Multiprocessor Format	
(Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)	215
Figure 14.19 Receive Data Sampling Timing in Asynchronous Mode	218
Section 15 I <sup>2</sup> C Bus Interface 2 (IIC2)	
Figure 15.1 Block Diagram of I <sup>2</sup> C Bus Interface 2	220
Figure 15.2 External Circuit Connections of I/O Pins	
Figure 15.3 I <sup>2</sup> C Bus Formats	
Figure 15.4 I <sup>2</sup> C Bus Timing	
Figure 15.5 Master Transmit Mode Operation Timing (1)	235
Figure 15.6 Master Transmit Mode Operation Timing (2)	
Figure 15.7 Master Receive Mode Operation Timing (1)	237
Figure 15.8 Master Receive Mode Operation Timing (2)	
Figure 15.9 Slave Transmit Mode Operation Timing (1)	239
Figure 15.10 Slave Transmit Mode Operation Timing (2)	240
Figure 15.11 Slave Receive Mode Operation Timing (1)	241
Figure 15.12 Slave Receive Mode Operation Timing (2)	241
Figure 15.13 Clocked Synchronous Serial Transfer Format	242
Figure 15.14 Transmit Mode Operation Timing	243
Figure 15.15 Receive Mode Operation Timing	244
Figure 15.16 Block Diagram of Noise Conceler	244
Figure 15.17 Sample Flowchart for Master Transmit Mode	245
Figure 15.18 Sample Flowchart for Master Receive Mode	246
Figure 15.19 Sample Flowchart for Slave Transmit Mode	
Figure 15.20 Sample Flowchart for Slave Receive Mode	
Figure 15.21 The Timing of the Bit Synchronous Circuit	250

Section 16	A/D Converter	
Figure 16.1	Block Diagram of A/D Converter	252
Figure 16.2	A/D Conversion Timing	258
Figure 16.3	External Trigger Input Timing	259
Figure 16.4	A/D Conversion Accuracy Definitions (1)	260
Figure 16.5	A/D Conversion Accuracy Definitions (2)	261
Figure 16.6	Analog Input Circuit Example	262
Section 17	EEPROM	
Figure 17.1	Block Diagram of EEPROM	264
Figure 17.2	EEPROM Bus Format and Bus Timing	266
Figure 17.3	Byte Write Operation	269
Figure 17.4	Page Write Operation	269
Figure 17.5	Current Address Read Operation	271
Figure 17.6	Random Address Read Operation	271
Figure 17.7	Sequential Read Operation (when current address read is used)	272
Section 18	Power-On Reset and Low-Voltage Detection Circuits (Optional)	
Figure 18.1	Block Diagram of Power-On Reset Circuit and Low-Voltage Detection Circuit	276
Figure 18.2	Operational Timing of Power-On Reset Circuit	279
Figure 18.3	Operational Timing of LVDR Circuit	280
Figure 18.4	Operational Timing of LVDI Circuit	281
Figure 18.5	Timing for Operation/Release of Low-Voltage Detection Circuit	282
Section 19	Power Supply Circuit	
Figure 19.1	Power Supply Connection when Internal Step-Down Circuit is Used	283
Figure 19.2	Power Supply Connection when Internal Step-Down Circuit is Not Used	284
Section 21	Electrical Characteristics	
Figure 21.1	System Clock Input Timing	331
Figure 21.2	RES Low Width Timing	331
Figure 21.3	Input Timing	331
Figure 21.4	I <sup>2</sup> C Bus Interface Input/Output Timing	332
Figure 21.5	SCK3 Input Clock Timing	332
Figure 21.6	SCI Input/Output Timing in Clocked Synchronous Mode	333
Figure 21.7	EEPROM Bus Timing	333
Figure 21.8	Output Load Circuit	334
Appendix I	3 I/O Port Block Diagrams	
Figure B.1	Port 1 Block Diagram (P17)	365
	Port 1 Block Diagram (P16 to P14)	
Figure B.3	Port 1 Block Diagram (P12, P11)	367
Figure B.4	Port 1 Block Diagram (P10)	368
Figure B.5	Port 2 Block Diagram (P22)	369
Figure B.6	Port 2 Block Diagram (P21)	370

Rev. 4.00, 03/04, page xxiii of xxviii

375
376
377
379
380
389



## Tables

Section 1	Overview	
Table 1.1	Pin Functions	8
Section 2	CPU	
Table 2.1	Operation Notation	22
Table 2.2	Data Transfer Instructions	23
Table 2.3	Arithmetic Operations Instructions (1)	
Table 2.3	Arithmetic Operations Instructions (2)	25
Table 2.4	Logic Operations Instructions	26
Table 2.5	Shift Instructions	26
Table 2.6	Bit Manipulation Instructions (1)	27
Table 2.6	Bit Manipulation Instructions (2)	28
Table 2.7	Branch Instructions	29
Table 2.8	System Control Instructions	
Table 2.9	Block Data Transfer Instructions	31
Table 2.10		
Table 2.11	e	
Table 2.12	(-)	
Table 2.12	Effective Address Calculation (2)	37
Section 3	Exception Handling	
Table 3.1	Exception Sources and Vector Address	47
Table 3.2	Interrupt Wait States	58
Section 4	Address Break	
Table 4.1	Access and Data Bus Used	63
Section 5	Clock Pulse Generators	
Table 5.1	Crystal Resonator Parameters	69
Section 6	Power-Down Modes	
Table 6.1	Operating Frequency and Waiting Time	75
Table 6.2	Transition Mode after SLEEP Instruction Execution and Interrupt Handling	
Table 6.3	Internal State in Each Operating Mode	
Section 7	ROM	
Table 7.1	Setting Programming Modes	90
Table 7.2	Boot Mode Operation	
Table 7.3	System Clock Frequencies for which Automatic Adjustment of	
	LSI Bit Rate is Possible	93
Table 7.4	Reprogram Data Computation Table	
Table 7.5	Additional-Program Data Computation Table	
Table 7.6	Programming Time	96



Rev. 4.00, 03/04, page xxv of xxviii

Table 7.7	Flash Memory Operating States	100
Section 10 Table 10.1	Timer A Pin Configuration	126
Section 11 Table 11.1 Table 11.2	Timer V Pin Configuration Clock Signals to Input to TCNTV and Counting Conditions	
Section 12 Table 12.1 Table 12.2	Timer W Timer W Functions Pin Configuration	
Section 14 Table 14.1 Table 14.2 Table 14.2 Table 14.2 Table 14.3 Table 14.4 Table 14.4 Table 14.4	Serial Communication Interface3 (SCI3) Pin Configuration Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (1) Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (2) Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (3) Maximum Bit Rate for Each Frequency (Asynchronous Mode) Examples of BBR Setting for Various Bit Rates (Clocked Synchronous Mode) (1) Examples of BRR Settings for Various Bit Rates (Clocked Synchronous Mode) (2) SSR Status Flags and Receive Data Handling SCI3 Interrupt Requests	189 190 191 192 193 194 200
<b>Section 15</b> Table 15.1 Table 15.2 Table 15.3 Table 15.4	I <sup>2</sup> C Bus Interface 2 (IIC2) I <sup>2</sup> C Bus Interface Pins Transfer Rate Interrupt Requests Time for Monitoring SCL	223 249
Section 16 Table 16.1 Table 16.2 Table 16.3	A/D Converter Pin Configuration Analog Input Channels and Corresponding ADDR Registers A/D Conversion Time (Single Mode)	254
Section 17 Table 17.1 Table 17.2	EEPROM Pin Configuration Slave Addresses	
Section 18 Table 18.1	Power-On Reset and Low-Voltage Detection Circuits (Optional) LVDCR Settings and Select Functions	278
<b>Section 21</b> Table 21.1 Table 21.2 Table 21.2 Rev. 4.00, 0	Electrical Characteristics Absolute Maximum Ratings DC Characteristics (1) DC Characteristics (2) D3/04, page xxvi of xxviii	300

Table 21.2	DC Characteristics (3)	305
Table 21.3	AC Characteristics	
Table 21.4	I <sup>2</sup> C Bus Interface Timing	308
Table 21.5	Serial Communication Interface (SCI) Timing	309
Table 21.6	A/D Converter Characteristics	310
Table 21.7	Watchdog Timer Characteristics	311
Table 21.8	Flash Memory Characteristics	312
Table 21.9	EEPROM Characteristics	314
Table 21.10	Power-Supply-Voltage Detection Circuit Characteristics	315
Table 21.11	Power-On Reset Circuit Characteristics	315
Table 21.12	DC Characteristics (1)	318
Table 21.12	DC Characteristics (2)	322
Table 21.12	DC Characteristics (3)	322
Table 21.13	AC Characteristics	323
Table 21.14	I <sup>2</sup> C Bus Interface Timing	325
Table 21.15	Serial Communication Interface (SCI) Timing	326
Table 21.16	A/D Converter Characteristics	327
Table 21.17	Watchdog Timer Characteristics	328
Table 21.18	EEPROM Characteristics	329
Table 21.19	Power-Supply-Voltage Detection Circuit Characteristics	330
Table 21.20	Power-On Reset Circuit Characteristics	330
Appendix A	Instruction Set	
Table A.1	Instruction Set	337
Table A.2	Operation Code Map (1)	350
Table A.2	Operation Code Map (2)	351
Table A.2	Operation Code Map (3)	352
Table A.3	Number of Cycles in Each Instruction	354
Table A.4	Number of Cycles in Each Instruction	355

Table A.5

Rev. 4.00, 03/04, page xxviii of xxviii



## Section 1 Overview

#### 1.1 Features

- High-speed H8/300H central processing unit with an internal 16-bit architecture
  - Upward-compatible with H8/300 CPU on an object level
  - Sixteen 16-bit general registers
  - 62 basic instructions
- Various peripheral functions
  - Timer A (can be used as a time base for a clock)
  - Timer V (8-bit timer)
  - Timer W (16-bit timer)
  - Watchdog timer
  - SCI (Asynchronous or clocked synchronous serial communication interface)
  - I<sup>2</sup>C Bus Interface (conforms to the I<sup>2</sup>C bus interface format that is advocated by Philips Electronics)
  - 10-bit A/D converter



#### • On-chip memory

			Model				
Product Classification		Standard Version	On-Chip Power-On Reset and Low- Voltage Detecting Circuit Version	ROM	RAM	Remarks	
Flash memory version (F-ZTAT <sup>™</sup> version)		H8/3694F	HD64F3694	HD64F3694G	32 kbytes	2,048 bytes	
Mask ROM	version	H8/3694	HD6433694	HD6433694G	32 kbytes	1,024 bytes	
		H8/3693	HD6433693	HD6433693G	24 kbytes	1,024 bytes	
		H8/3692	HD6433692	HD6433692G	16 kbytes	512 bytes	
		H8/3691	HD6433691	HD6433691G	12 kbytes	512 bytes	
		H8/3690	HD6433690	HD6433690G	8 kbytes	512 bytes	
EEPROM stacked version	Flash memory version	H8/3694N	_	HD64N3694G	32 kbytes	2,048 bytes	
(512 bytes)	Mask-ROM version	-	_	HD6483694G	32 kbytes	1,024 bytes	

- General I/O ports
  - I/O pins: 29 I/O pins (27 I/O pins for H8/3694N), including 8 large current ports ( $I_{oL} = 20$  mA, @V<sub>oL</sub> = 1.5 V)
  - Input-only pins: 8 input pins (also used for analog input)
- EEPROM interface (only for H8/3694N)
  - I<sup>2</sup>C bus interface (conforms to the I<sup>2</sup>C bus interface format that is advocated by Philips Electronics)
- Supports various power-down modes

Note: F-ZTAT<sup>™</sup> is a trademark of Renesas Technology Corp.



• Compact package

Package	Code	Body Size	Pin Pitch
LQFP-64	FP-64E	10.0 imes10.0 mm	0.5 mm
QFP-64	FP-64A	14.0 imes14.0 mm	0.8 mm
LQFP-48	FP-48F	10.0 imes10.0 mm	0.65 mm
LQFP-48	FP-48B	7.0 × 7.0 mm	0.5 mm
QFN-48	TNP-48	7.0  imes 7.0  mm	0.5 mm

Only LQFP-64 (FP-64E) for H8/3694N package

#### 1.2 Internal Block Diagram




Figure 1.1 Internal Block Diagram of H8/3694 Group of F-ZTAT<sup>™</sup> and Mask-ROM Versions

Rev. 4.00, 03/04, page 3 of 400




Figure 1.2 Internal Block Diagram of H8/3694N (EEPROM Stacked Version)






Figure 1.3 Pin Arrangement of H8/3694 Group of F-ZTAT<sup>™</sup> and Mask-ROM Versions (FP-64E, FP-64A)



Rev. 4.00, 03/04, page 5 of 400




Figure 1.4 Pin Arrangement of H8/3694 Group of F-ZTAT<sup>™</sup> and Mask-ROM Versions (FP-48F, FP-48B, TNP-48)






Figure 1.5 Pin Arrangement of H8/3694N (EEPROM Stacked Version) (FP-64E)

Rev. 4.00, 03/04, page 7 of 400

#### **1.4 Pin Functions**

#### Table 1.1 Pin Functions

	Symbol	Pin No.			
Туре		FP-64E FP-64A	FP-48F FP-48B TNP-48	- I/O	Functions
Power source pins	$V_{cc}$	12	10	Input	Power supply pin. Connect this pin to the system power supply.
	V <sub>ss</sub>	9	7	Input	Ground pin. Connect this pin to the system power supply (0V).
	AV <sub>cc</sub>	3	1	Input	Analog power supply pin for the A/D converter. When the A/D converter is not used, connect this pin to the system power supply.
	V <sub>CL</sub>	6	4	Input	Internal step-down power supply pin. Connect a capacitor of around 0.1 $\mu F$ between this pin and the Vss pin for stabilization.
Clock pins	OSC1	11	9	Input	These pins connect with crystal or ceramic resonator for the system clock, or can be used to input an external clock.
	OSC2	10	8	Output	
					See section 5, Clock Pulse Generators, for a typical connection.
	X1	5	3	Input	These pins connect with a 32.768 kHz crystal
	X2	4	2	Output	resonator for the subclock. See section 5, Clock Pulse Generators, for a typical connection.
System control	RES	7	5	Input	Reset pin. The pull-up resistor (typ. 150 k $\Omega$ ) is incorporated. When driven low, the chip is reset.
	TEST	8	6	Input	Test pin. Connect this pin to Vss.
Interrupt pins	NMI	35	25	Input	Non-maskable interrupt request input pin. Be sure to pull-up by a pull-up resistor.
	IRQ0 to IRQ3	51 to 54	37 to 40	Input	External interrupt request input pins. Can select the rising or falling edge.
	WKP0 to WKP5	13, 14, 19 to 22	11 to 16	Input	External interrupt request input pins. Can select the rising or falling edge.
Timer A	TMOW	23	17	Output	This is an output pin for divided clocks.
Timer V	TMOV	30	24	Output	This is an output pin for waveforms generated by the output compare function.
	TMCIV	29	23	Input	External event input pin.
	TMRIV	28	22	Input	Counter reset input pin.
	TRGV	54	40	Input	Counter start trigger input pin.

		Pir	n No.		
Туре	Symbol	FP-64E FP-64A	FP-48F FP-48B TNP-48	-	Functions
Timer W	FTCI	36	26	Input	External event input pin.
	FTIOA to FTIOD	37 to 40	27 to 30	I/O	Output compare output/ input capture input/ PWM output pin
I <sup>2</sup> C bus interface	SDA	26*1	20	I/O	IIC data I/O pin. Can directly drive a bus by NMOS open-drain output.
(IIC)	SCL	27* <sup>1</sup>	21	I/O (EEPROM: Input)	IIC clock I/O pin. Can directly drive a bus by NMOS open-drain output.
Serial	TXD	46	36	Output	Transmit data output pin
communi- cation	RXD	45	35	Input	Receive data input pin
interface (SCI)	SCK3	44	34	I/O	Clock I/O pin
A/D converter	AN7 to AN0	55 to 62	41 to 48	Input	Analog input pin
	ADTRG	22	16	Input	A/D converter trigger input pin.
I/O ports	PB7 to PB0	55 to 62	41 to 48	Input	8-bit input port.
	P17 to P14, P12 to P10	51 to 54, 23 to 25	37 to 40 17 to 19	I/O	7-bit I/O port.
	P22 to P20	44 to 46	34 to 36	I/O	3-bit I/O port.
	P57 to P50	13, 14, 19 to 22, 26* <sup>2</sup> , 27* <sup>2</sup>	20, 21, 13 to 16, 11, 12	I/O	8-bit I/O port
	P76 to P74	28 to 30	22 to 24	I/O	3-bit I/O port
	P87 to P80	36 to 43	26 to 33	I/O	8-bit I/O port.

Notes: 1. These pins are only available for the I<sup>2</sup>C bus interface in the H8/3694N. Since the I<sup>2</sup>C bus is disabled after canceling a reset, the ICE bit in ICCR1 must be set to 1 by using the program.

RENESAS

2. The P57 and P56 pins are not available in the H8/3694N.

Rev. 4.00, 03/04, page 10 of 400



# Section 2 CPU

This LSI has an H8/300H CPU with an internal 32-bit architecture that is upward-compatible with the H8/300CPU, and supports only normal mode, which has a 64-kbyte address space.

- Upward-compatible with H8/300 CPUs
  - Can execute H8/300 CPUs object programs
  - Additional eight 16-bit extended registers
  - 32-bit transfer and arithmetic and logic instructions are added
  - Signed multiply and divide instructions are added.
- General-register architecture
  - Sixteen 16-bit general registers also usable as sixteen 8-bit registers and eight 16-bit registers, or eight 32-bit registers
- Sixty-two basic instructions
  - 8/16/32-bit data transfer and arithmetic and logic instructions
  - Multiply and divide instructions
  - Powerful bit-manipulation instructions
- Eight addressing modes
  - Register direct [Rn]
  - Register indirect [@ERn]
  - Register indirect with displacement [@(d:16,ERn) or @(d:24,ERn)]
  - Register indirect with post-increment or pre-decrement [@ERn+ or @-ERn]
  - Absolute address [@aa:8, @aa:16, @aa:24]
  - Immediate [#xx:8, #xx:16, or #xx:32]
  - Program-counter relative [@(d:8,PC) or @(d:16,PC)]
  - Memory indirect [@@aa:8]
- 64-kbyte address space
- High-speed operation
  - All frequently-used instructions execute in one or two states
  - 8/16/32-bit register-register add/subtract : 2 state
  - 8 × 8-bit register-register multiply : 14 states
  - $-16 \div 8$ -bit register-register divide : 14 states
  - 16 × 16-bit register-register multiply : 22 states
  - 32 ÷ 16-bit register-register divide : 22 states
- Power-down state
  - Transition to power-down state by SLEEP instruction

## 2.1 Address Space and Memory Map

The address space of this LSI is 64 kbytes, which includes the program area and the data area. Figures 2.1 show the memory map.




Figure 2.1 Memory Map (1)






Figure 2.1 Memory Map (2)




Figure 2.1 Memory Map (3)



## 2.2 Register Configuration

The H8/300H CPU has the internal registers shown in figure 2.2. There are two types of registers; general registers and control registers. The control registers are a 24-bit program counter (PC), and an 8-bit condition code register (CCR).

General Registers (ERn)					
	15	0 7	0	7 0	
ER0	E0		R0H	R0L	
ER1	E1		R1H	R1L	
ER2	E2		R2H	R2L	
ER3	E3		R3H	R3L	
ER4	E4		R4H	R4L	
ER5	E5		R5H	R5L	
ER6	E6		R6H	R6L	
ER7	E7	(SP)	R7H	R7L	
	PC			0	
			CCR	7 6 5 4 3 2 1 0 I UI H U N Z V C	
			I		
Legend					

Figure 2.2 CPU Registers



### 2.2.1 General Registers

The H8/300H CPU has eight 32-bit general registers. These general registers are all functionally identical and can be used as both address registers and data registers. When a general register is used as a data register, it can be accessed as a 32-bit, 16-bit, or 8-bit register. Figure 2.3 illustrates the usage of the general registers. When the general registers are used as 32-bit registers or address registers, they are designated by the letters ER (ER0 to ER7).

The ER registers divide into 16-bit general registers designated by the letters E (E0 to E7) and R (R0 to R7). These registers are functionally equivalent, providing a maximum of sixteen 16-bit registers. The E registers (E0 to E7) are also referred to as extended registers.

The R registers divide into 8-bit registers designated by the letters RH (R0H to R7H) and RL (R0L to R7L). These registers are functionally equivalent, providing a maximum of sixteen 8-bit registers.

The usage of each register can be selected independently.




Figure 2.3 Usage of General Registers



General register ER7 has the function of stack pointer (SP) in addition to its general-register function, and is used implicitly in exception handling and subroutine calls. Figure 2.4 shows the relationship between stack pointer and the stack area.




Figure 2.4 Relationship between Stack Pointer and Stack Area

## 2.2.2 Program Counter (PC)


This 24-bit counter indicates the address of the next instruction the CPU will execute. The length of all CPU instructions is 2 bytes (one word), so the least significant PC bit is ignored. (When an instruction is fetched, the least significant PC bit is regarded as 0). The PC is initialized when the start address is loaded by the vector address generated during reset exception-handling sequence.

## 2.2.3 Condition-Code Register (CCR)

This 8-bit register contains internal CPU status information, including an interrupt mask bit (I) and half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags. The I bit is initialized to 1 by reset exception-handling sequence, but other bits are not initialized.

Some instructions leave flag bits unchanged. Operations can be performed on the CCR bits by the LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used as branching conditions for conditional branch (Bcc) instructions.

For the action of each instruction on the flag bits, see appendix A.1, Instruction List.



Bit	Bit Name	Initial Value	R/W	Description
7	I	1	R/W	Interrupt Mask Bit
				Masks interrupts other than NMI when set to 1. NMI is accepted regardless of the I bit setting. The I bit is set to 1 at the start of an exception-handling sequence.
6	UI	Undefined	R/W	User Bit
				Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions.
5	Н	Undefined	R/W	Half-Carry Flag
				When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B, or NEG.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and cleared to 0 otherwise. When the ADD.W, SUB.W, CMP.W, or NEG.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and cleared to 0 otherwise. When the ADD.L, SUB.L, CMP.L, or NEG.L instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 27, and cleared to 0 otherwise.
4	U	Undefined	R/W	User Bit
				Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions.
3	Ν	Undefined	R/W	Negative Flag
				Stores the value of the most significant bit of data as a sign bit.
2	Z	Undefined	R/W	Zero Flag
				Set to 1 to indicate zero data, and cleared to 0 to indicate non-zero data.
1	V	Undefined	R/W	Overflow Flag
				Set to 1 when an arithmetic overflow occurs, and cleared to 0 at other times.
0	С	Undefined	R/W	Carry Flag
				Set to 1 when a carry occurs, and cleared to 0 otherwise. Used by:
				Add instructions, to indicate a carry
				Subtract instructions, to indicate a borrow
				Shift and rotate instructions, to indicate a carry
_				The carry flag is also used as a bit accumulator by bit manipulation instructions.

## 2.3 Data Formats

The H8/300H CPU can process 1-bit, 4-bit (BCD), 8-bit (byte), 16-bit (word), and 32-bit (longword) data. Bit-manipulation instructions operate on 1-bit data by accessing bit n (n = 0, 1, 2, ..., 7) of byte operand data. The DAA and DAS decimal-adjust instructions treat byte data as two digits of 4-bit BCD data.

#### 2.3.1 General Register Data Formats

Figure 2.5 shows the data formats in general registers.




Figure 2.5 General Register Data Formats (1)






Figure 2.5 General Register Data Formats (2)



## 2.3.2 Memory Data Formats

Figure 2.6 shows the data formats in memory. The H8/300H CPU can access word data and longword data in memory, however word or longword data must begin at an even address. If an attempt is made to access word or longword data at an odd address, an address error does not occur, however the least significant bit of the address is regarded as 0, so access begins the preceding address. This also applies to instruction fetches.

When ER7 (SP) is used as an address register to access the stack area, the operand size should be word or longword.




Figure 2.6 Memory Data Formats

## 2.4 Instruction Set

#### 2.4.1 Table of Instructions Classified by Function

The H8/300H CPU has 62 instructions. Tables 2.2 to 2.9 summarize the instructions in each functional category. The notation used in tables 2.2 to 2.9 is defined below.

Symbol	Description
Rd	General register (destination)*
Rs	General register (source)*
Rn	General register*
ERn	General register (32-bit register or address register)
(EAd)	Destination operand
(EAs)	Source operand
CCR	Condition-code register
Ν	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
-	Subtraction
×	Multiplication
÷	Division
^	Logical AND
V	Logical OR
$\oplus$	Logical XOR
$\rightarrow$	Move
	NOT (logical complement)
:3/:8/:16/:24	3-, 8-, 16-, or 24-bit length

### Table 2.1 Operation Notation

Note: \* General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (R0 to R7, E0 to E7), and 32-bit registers/address register (ER0 to ER7).

Instruction	Size*	Function
MOV	B/W/L	$(EAs) \rightarrow Rd, Rs \rightarrow (EAd)$ Moves data between two general registers or between a general register and memory, or moves immediate data to a general register.
MOVFPE	В	$(EAs) \rightarrow Rd$ , Cannot be used in this LSI.
MOVTPE	В	$\text{Rs} \rightarrow $ (EAs) Cannot be used in this LSI.
POP	W/L	$@SP+ \rightarrow Rn$ Pops a general register from the stack. POP.W Rn is identical to MOV.W @SP+, Rn. POP.L ERn is identical to MOV.L $@SP+$ , ERn.
PUSH	W/L	$Rn \rightarrow @-SP$ Pushes a general register onto the stack. PUSH.W Rn is identical to MOV.W Rn, @-SP. PUSH.L ERn is identical to MOV.L ERn, @-SP.
Note: * Refer	s to the op	erand size.
B: By	te	
W: Word		

## Table 2.2 Data Transfer Instructions

W: Word



## Table 2.3 Arithmetic Operations Instructions (1)

Instruction	Size*	Function
ADD SUB	B/W/L	$Rd \pm Rs \rightarrow Rd$ , $Rd \pm \#IMM \rightarrow Rd$ Performs addition or subtraction on data in two general registers, or on immediate data and data in a general register (immediate byte data cannot be subtracted from byte data in a general register. Use the SUBX or ADD instruction.)
ADDX SUBX	В	$Rd \pm Rs \pm C \rightarrow Rd$ , $Rd \pm \#IMM \pm C \rightarrow Rd$ Performs addition or subtraction with carry on byte data in two general registers, or on immediate data and data in a general register.
INC DEC	B/W/L	$Rd \pm 1 \rightarrow Rd$ , $Rd \pm 2 \rightarrow Rd$ Increments or decrements a general register by 1 or 2. (Byte operands can be incremented or decremented by 1 only.)
ADDS SUBS	L	$\begin{array}{ll} \mbox{Rd} \pm 1 \rightarrow \mbox{Rd}, & \mbox{Rd} \pm 2 \rightarrow \mbox{Rd}, & \mbox{Rd} \pm 4 \rightarrow \mbox{Rd} \\ \mbox{Adds or subtracts the value 1, 2, or 4 to or from data in a 32-bit register.} \end{array}$
DAA DAS	В	Rd decimal adjust $\rightarrow$ Rd Decimal-adjusts an addition or subtraction result in a general register by referring to the CCR to produce 4-bit BCD data.
MULXU	B/W	$\begin{array}{l} Rd\timesRs\toRd\\ Performs \text{ unsigned multiplication on data in two general registers: either}\\ 8 \ bits\times8 \ bits\to16 \ bits \ or \ 16 \ bits\times16 \ bits\to32 \ bits. \end{array}$
MULXS	B/W	$Rd \times Rs \rightarrow Rd$ Performs signed multiplication on data in two general registers: either 8 bits $\times$ 8 bits $\rightarrow$ 16 bits or 16 bits $\times$ 16 bits $\rightarrow$ 32 bits.
DIVXU	B/W	$Rd \div Rs \rightarrow Rd$ Performs unsigned division on data in two general registers: either 16 bits ÷ 8 bits $\rightarrow$ 8-bit quotient and 8-bit remainder or 32 bits ÷ 16 bits $\rightarrow$ 16-bit quotient and 16-bit remainder.

Note: \* Refers to the operand size.

B: Byte

W: Word

Table 2.3	Arithmetic Operations Instructions (2)
-----------	--

Instruction	Size*	Function
DIVXS	B/W	Rd $\div$ Rs $\rightarrow$ Rd Performs signed division on data in two general registers: either 16 bits $\div$ 8 bits $\rightarrow$ 8-bit quotient and 8-bit remainder or 32 bits $\div$ 16 bits $\rightarrow$ 16-bit quotient and 16-bit remainder.
СМР	B/W/L	Rd – Rs, Rd – #IMM Compares data in a general register with data in another general register or with immediate data, and sets CCR bits according to the result.
NEG	B/W/L	0 – Rd $\rightarrow$ Rd Takes the two's complement (arithmetic complement) of data in a general register.
EXTU	W/L	Rd (zero extension) $\rightarrow$ Rd Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by padding with zeros on the left.
EXTS	W/L	Rd (sign extension) $\rightarrow$ Rd Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by extending the sign bit.

W: Word



Instruction	Size*	Function		
AND	B/W/L	$Rd \land Rs \rightarrow Rd$ , $Rd \land \#IMM \rightarrow Rd$ Performs a logical AND operation on a general register and another general register or immediate data.		
OR	B/W/L	$Rd \lor Rs \rightarrow Rd$ , $Rd \lor \#IMM \rightarrow Rd$ Performs a logical OR operation on a general register and another general register or immediate data.		
XOR	B/W/L	$Rd \oplus Rs \rightarrow Rd$ , $Rd \oplus #IMM \rightarrow Rd$ Performs a logical exclusive OR operation on a general register and another general register or immediate data.		
NOT	B/W/L	¬ (Rd) → (Rd) Takes the one's complement (logical complement) of general register contents.		
Note: * Refe	rs to the op	erand size.		
B: By	⁄te			
W: W	W: Word			

## Table 2.4 Logic Operations Instructions

L: Longword

## Table 2.5Shift Instructions

Instruction	Size*	Function		
SHAL SHAR	B/W/L	Rd (shift) $\rightarrow$ Rd Performs an arithmetic shift on general register contents.		
SHLL SHLR	B/W/L	Rd (shift) $\rightarrow$ Rd Performs a logical shift on general register contents.		
ROTL ROTR	B/W/L	Rd (rotate) $\rightarrow$ Rd Rotates general register contents.		
ROTXL ROTXR	B/W/L	Rd (rotate) $\rightarrow$ Rd Rotates general register contents through the carry flag.		
Note: * Refere to the operand size				

RENESAS

Note: \* Refers to the operand size.

B: Byte

W: Word

Instruction	Size*	Function
BSET	В	$1 \rightarrow$ ( <bit-no.> of <ead>) Sets a specified bit in a general register or memory operand to 1. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</ead></bit-no.>
BCLR	В	$0 \rightarrow (\text{sbit-No.> of } \text{})$ Clears a specified bit in a general register or memory operand to 0. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BNOT	В	¬ ( <bit-no.> of <ead>) → (<bit-no.> of <ead>) Inverts a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</ead></bit-no.></ead></bit-no.>
BTST	В	¬ ( <bit-no.> of <ead>) → Z Tests a specified bit in a general register or memory operand and sets or clears the Z flag accordingly. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</ead></bit-no.>
BAND	В	$C \land ( of ) \rightarrow C$ ANDs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
BIAND	В	$C \land \neg$ ( <bit-no.> of <ead>) <math>\rightarrow C</math> ANDs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.</ead></bit-no.>
BOR	В	$C \lor ( of ) \rightarrow C$ ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
BIOR	В	$C \lor \neg$ ( <bit-no.> of <ead>) <math>\rightarrow C</math> ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.</ead></bit-no.>

RENESAS

## Table 2.6 Bit Manipulation Instructions (1)

Note: \* Refers to the operand size.

B: Byte

Instruction	Size*	Function
BXOR	В	$C \oplus (\text{-bit-No.> of -EAd>}) \rightarrow C$ XORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
BIXOR	В	$C \oplus \neg$ ( <bit-no.> of <ead>) <math>\rightarrow C</math> XORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.</ead></bit-no.>
BLD	В	( <bit-no.> of <ead>) <math display="inline">\rightarrow</math> C Transfers a specified bit in a general register or memory operand to the carry flag.</ead></bit-no.>
BILD	В	¬ ( <bit-no.> of <ead>) → C Transfers the inverse of a specified bit in a general register or memory operand to the carry flag. The bit number is specified by 3-bit immediate data.</ead></bit-no.>
BST	В	$C \rightarrow$ ( <bit-no.> of <ead>) Transfers the carry flag value to a specified bit in a general register or memory operand.</ead></bit-no.>
BIST	В	$\neg$ C $\rightarrow$ ( <bit-no.> of <ead>) Transfers the inverse of the carry flag value to a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data.</ead></bit-no.>

## Table 2.6 Bit Manipulation Instructions (2)

Note: \* Refers to the operand size.

B: Byte

Rev. 4.00, 03/04, page 28 of 400



Instruction	Size	Function							
Bcc*	—		Branches to a specified address if a specified condition is true. The branching conditions are listed below.						
		Mnemonic	Description	Condition					
		BRA(BT)	Always (true)	Always					
		BRN(BF)	Never (false)	Never					
		BHI	High	$C \lor Z = 0$					
		BLS	Low or same	C ∨ Z = 1					
		BCC(BHS)	Carry clear (high or same)	C = 0					
		BCS(BLO)	Carry set (low)	C = 1					
		BNE	Not equal	Z = 0					
		BEQ	Equal	Z = 1					
		BVC	Overflow clear	V = 0					
		BVS	Overflow set	V = 1					
		BPL	Plus	N = 0					
		BMI	Minus	N = 1					
		BGE	Greater or equal	$N \oplus V = 0$					
		BLT	Less than	N ⊕ V = 1					
		BGT	Greater than	$Z \vee (N \oplus V) = 0$					
		BLE	Less or equal	$Z \lor (N \oplus V) = 1$					
JMP	_	Branches unco	nditionally to a specified	address.					
BSR	_	Branches to a s	subroutine at a specified	l address.					
JSR	_	Branches to a s	subroutine at a specified	l address.					
RTS	_	Returns from a	subroutine						

RENESAS

## Table 2.7Branch Instructions Sizo

Note : \* Bcc is the general name for conditional branch instructions.

Instruction	Size*	Function
TRAPA		Starts trap-instruction exception handling.
RTE	_	Returns from an exception-handling routine.
SLEEP	_	Causes a transition to a power-down state.
LDC	B/W	$(EAs) \rightarrow CCR$ Moves the source operand contents to the CCR. The CCR size is one byte, but in transfer from memory, data is read by word access.
STC	B/W	$CCR \rightarrow (EAd)$ Transfers the CCR contents to a destination location. The condition code register size is one byte, but in transfer to memory, data is written by word access.
ANDC	В	$\label{eq:CCR} CCR \wedge \#IMM \rightarrow CCR \\ \mbox{Logically ANDs the CCR with immediate data.}$
ORC	В	$CCR \lor \#IMM \rightarrow CCR$ Logically ORs the CCR with immediate data.
XORC	В	$CCR \oplus \#IMM \rightarrow CCR$ Logically XORs the CCR with immediate data.
NOP	_	$PC + 2 \rightarrow PC$ Only increments the program counter.

## Table 2.8 System Control Instructions

Note: \* Refers to the operand size.

B: Byte

W: Word

Rev. 4.00, 03/04, page 30 of 400



Instruction	Size	Function
EEPMOV.B	_	if R4L $\neq$ 0 then Repeat @ER5+ $\rightarrow$ @ER6+, R4L-1 $\rightarrow$ R4L Until R4L = 0 else next;
EEPMOV.W	_	if R4 $\neq$ 0 then Repeat @ER5+ $\rightarrow$ @ER6+, R4-1 $\rightarrow$ R4 Until R4 = 0 else next;
		Transfers a data block. Starting from the address set in ER5, transfers data for the number of bytes set in R4L or R4 to the address location set in ER6.
		Execution of the next instruction begins as soon as the transfer is completed.

### Table 2.9 Block Data Transfer Instructions

#### 2.4.2 Basic Instruction Formats

H8/300H CPU instructions consist of 2-byte (1-word) units. An instruction consists of an operation field (op), a register field (r), an effective address extension (EA), and a condition field (cc).

Figure 2.7 shows examples of instruction formats.

• Operation Field

Indicates the function of the instruction, the addressing mode, and the operation to be carried out on the operand. The operation field always includes the first four bits of the instruction. Some instructions have two operation fields.

• Register Field


Specifies a general register. Address registers are specified by 3 bits, and data registers by 3 bits or 4 bits. Some instructions have two register fields. Some have no register field.

• Effective Address Extension

8, 16, or 32 bits specifying immediate data, an absolute address, or a displacement. A24-bit address or displacement is treated as a 32-bit data in which the first 8 bits are 0 (H'00).

Condition Field

Specifies the branching condition of Bcc instructions.





(1) Ope	(1) Operation field only									
		ор	NOP, RTS, etc.							
(2) Op	eration field and register fie									
Γ	ор	rn	rm	ADD.B Rn, Rm, etc.						
	arotion field register fields	and offective		-						
(3) Ope	eration field, register fields	, and effective	address extens	sion						
	ор	rn	MOV.B @(d:16, Rn), Rm							
	EA	(disp)	100 V.D @(d. 10, 111), 1111							
(4) Ope	(4) Operation field, effective address extension, and condition field									
	ор сс	EA	(disp)	BRA d:8						

**Figure 2.7 Instruction Formats** 

## 2.5 Addressing Modes and Effective Address Calculation

The following describes the H8/300H CPU. In this LSI, the upper eight bits are ignored in the generated 24-bit address, so the effective address is 16 bits.

### 2.5.1 Addressing Modes

The H8/300H CPU supports the eight addressing modes listed in table 2.10. Each instruction uses a subset of these addressing modes. Addressing modes that can be used differ depending on the instruction. For details, refer to appendix A.4, Combinations of Instructions and Addressing Modes.

Arithmetic and logic instructions can use the register direct and immediate modes. Data transfer instructions can use all addressing modes except program-counter relative and memory indirect. Bit manipulation instructions use register direct, register indirect, or the absolute addressing mode (@aa:8) to specify an operand, and register direct (BSET, BCLR, BNOT, and BTST instructions) or immediate (3-bit) addressing mode to specify a bit number in the operand.



#### Table 2.10 Addressing Modes

No.	Addressing Mode	Symbol
1	Register direct	Rn
2	Register indirect	@ERn
3	Register indirect with displacement	@(d:16,ERn)/@(d:24,ERn)
4	Register indirect with post-increment Register indirect with pre-decrement	@ERn+ @–ERn
5	Absolute address	@aa:8/@aa:16/@aa:24
6	Immediate	#xx:8/#xx:16/#xx:32
7	Program-counter relative	@(d:8,PC)/@(d:16,PC)
8	Memory indirect	@@aa:8

#### **Register Direct**—**Rn**

The register field of the instruction specifies an 8-, 16-, or 32-bit general register containing the operand. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 and E0 to E7 can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.

#### **Register Indirect**—@ERn

The register field of the instruction code specifies an address register (ERn), the lower 24 bits of which contain the address of the operand on memory.

#### Register Indirect with Displacement—@(d:16, ERn) or @(d:24, ERn)

A 16-bit or 24-bit displacement contained in the instruction is added to an address register (ERn) specified by the register field of the instruction, and the lower 24 bits of the sum the address of a memory operand. A 16-bit displacement is sign-extended when added.

#### Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or @-ERn

• Register indirect with post-increment—@ERn+

The register field of the instruction code specifies an address register (ERn) the lower 24 bits of which contains the address of a memory operand. After the operand is accessed, 1, 2, or 4 is added to the address register contents (32 bits) and the sum is stored in the address register. The value added is 1 for byte access, 2 for word access, or 4 for longword access. For the word or longword access, the register value should be even.

• Register indirect with pre-decrement—@-ERn

The value 1, 2, or 4 is subtracted from an address register (ERn) specified by the register field in the instruction code, and the lower 24 bits of the result is the address of a memory operand. The result is also stored in the address register. The value subtracted is 1 for byte access, 2 for word access, or 4 for longword access. For the word or longword access, the register value should be even.

## Absolute Address-@aa:8, @aa:16, @aa:24

The instruction code contains the absolute address of a memory operand. The absolute address may be 8 bits long (@aa:8), 16 bits long (@aa:16), 24 bits long (@aa:24)

For an 8-bit absolute address, the upper 16 bits are all assumed to be 1 (H'FFFF). For a 16-bit absolute address the upper 8 bits are a sign extension. A 24-bit absolute address can access the entire address space.

The access ranges of absolute addresses for the group of this LSI are those shown in table 2.11, because the upper 8 bits are ignored.

Absolute Address	Access Range
8 bits (@aa:8)	H'FF00 to H'FFFF
16 bits (@aa:16)	H'0000 to H'FFFF
24 bits (@aa:24)	H'0000 to H'FFFF

### Table 2.11 Absolute Address Access Ranges

## Immediate—#xx:8, #xx:16, or #xx:32

The instruction contains 8-bit (#xx:8), 16-bit (#xx:16), or 32-bit (#xx:32) immediate data as an operand.

The ADDS, SUBS, INC, and DEC instructions contain immediate data implicitly. Some bit manipulation instructions contain 3-bit immediate data in the instruction code, specifying a bit number. The TRAPA instruction contains 2-bit immediate data in its instruction code, specifying a vector address.

## Program-Counter Relative—@(d:8, PC) or @(d:16, PC)

This mode is used in the BSR instruction. An 8-bit or 16-bit displacement contained in the instruction is sign-extended and added to the 24-bit PC contents to generate a branch address. The PC value to which the displacement is added is the address of the first byte of the next instruction, so the possible branching range is -126 to +128 bytes (-63 to +64 words) or -32766 to +32768 bytes (-16383 to +16384 words) from the branch instruction. The resulting value should be an even number.

Rev. 4.00, 03/04, page 34 of 400



### Memory Indirect—@@aa:8

This mode can be used by the JMP and JSR instructions. The instruction code contains an 8-bit absolute address specifying a memory operand. This memory operand contains a branch address. The memory operand is accessed by longword access. The first byte of the memory operand is ignored, generating a 24-bit branch address. Figure 2.8 shows how to specify branch address for in memory indirect mode. The upper bits of the absolute address are all assumed to be 0, so the address range is 0 to 255 (H'0000 to H'00FF).

Note that the first part of the address range is also the exception vector area.






Figure 2.8 Branch Address Specification in Memory Indirect Mode




#### 2.5.2 Effective Address Calculation

Table 2.12 indicates how effective addresses are calculated in each addressing mode. In this LSI the upper 8 bits of the effective address are ignored in order to generate a 16-bit effective address.









## Table 2.12 Effective Address Calculation (2)

Legend

r, rm,rn : Register field

op : Operation field

disp : Displacement

IMM : Immediate data

abs : Absolute address



## 2.6 Basic Bus Cycle

CPU operation is synchronized by a system clock ( $\phi$ ) or a subclock ( $\phi_{SUB}$ ). The period from a rising edge of  $\phi$  or  $\phi_{SUB}$  to the next rising edge is called one state. A bus cycle consists of two states or three states. The cycle differs depending on whether access is to on-chip memory or to on-chip peripheral modules.

#### 2.6.1 Access to On-Chip Memory (RAM, ROM)

Access to on-chip memory takes place in two states. The data bus width is 16 bits, allowing access in byte or word size. Figure 2.9 shows the on-chip memory access cycle.




Figure 2.9 On-Chip Memory Access Cycle



### 2.6.2 On-Chip Peripheral Modules

On-chip peripheral modules are accessed in two states or three states. The data bus width is 8 bits or 16 bits depending on the register. For description on the data bus width and number of accessing states of each register, refer to section 20.1, Register Addresses (Address Order). Registers with 16-bit data bus width can be accessed by word size only. Registers with 8-bit data bus width can be accessed by word size. When a register with 8-bit data bus width is accessed by word size, a bus cycle occurs twice. In two-state access, the operation timing is the same as that for on-chip memory.

Figure 2.10 shows the operation timing in the case of three-state access to an on-chip peripheral module.




Figure 2.10 On-Chip Peripheral Module Access Cycle (3-State Access)

## 2.7 CPU States

There are four CPU states: the reset state, program execution state, program halt state, and exception-handling state. The program execution state includes active mode and subactive mode. For the program halt state there are a sleep mode, standby mode, and sub-sleep mode. These states are shown in figure 2.11. Figure 2.12 shows the state transitions. For details on program execution state and program halt state, refer to section 6, Power-Down Modes. For details on exception processing, refer to section 3, Exception Handling.




Figure 2.11 CPU Operation States

Renesas




Figure 2.12 State Transitions

## 2.8 Usage Notes

### 2.8.1 Notes on Data Access to Empty Areas


The address space of this LSI includes empty areas in addition to the ROM, RAM, and on-chip I/O registers areas available to the user. When data is transferred from CPU to empty areas, the transferred data will be lost. This action may also cause the CPU to malfunction. When data is transferred from an empty area to CPU, the contents of the data cannot be guaranteed.

### 2.8.2 EEPMOV Instruction

EEPMOV is a block-transfer instruction and transfers the byte size of data indicated by R4L, which starts from the address indicated by R5, to the address indicated by R6. Set R4L and R6 so that the end address of the destination address (value of R6 + R4L) does not exceed H'FFFF (the value of R6 must not change from H'FFFF to H'0000 during execution).

### 2.8.3 Bit Manipulation Instruction

The BSET, BCLR, BNOT, BST, and BIST instructions read data from the specified address in byte units, manipulate the data of the target bit, and write data to the same address again in byte units. Special care is required when using these instructions in cases where two registers are assigned to the same address or when a bit is directly manipulated for a port or a register containing a write-only bit, because this may rewrite data of a bit other than the bit to be manipulated.





### Bit manipulation for two registers assigned to the same address

## Example 1: Bit manipulation for the timer load register and timer counter

## (Applicable for timer B and timer C, not for the group of this LSI.)

Figure 2.13 shows an example of a timer in which two timer registers are assigned to the same address. When a bit manipulation instruction accesses the timer load register and timer counter of a reloadable timer, since these two registers share the same address, the following operations takes place.

- 1. Data is read in byte units.
- 2. The CPU sets or resets the bit to be manipulated with the bit manipulation instruction.
- 3. The written data is written again in byte units to the timer load register.

The timer is counting, so the value read is not necessarily the same as the value in the timer load register. As a result, bits other than the intended bit in the timer counter may be modified and the modified value may be written to the timer load register.





Figure 2.13 Example of Timer Configuration with Two Registers Allocated to Same Address

## Example 2: The BSET instruction is executed for port 5.

P57 and P56 are input pins, with a low-level signal input at P57 and a high-level signal input at P56. P55 to P50 are output pins and output low-level signals. An example to output a high-level signal at P50 with a BSET instruction is shown below.





	P57	P56	P55	P54	P53	P52	P51	P50
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1	1
PDR5	1	0	0	0	0	0	0	0

#### • Prior to executing BSET instruction

• BSET instruction executed instruction

BSET #0, @PDR5

The BSET instruction is executed for port 5.

• After executing BSET instruction

	P57	P56	P55	P54	P53	P52	P51	P50
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	High Ievel
PCR5	0	0	1	1	1	1	1	1
PDR5	0	1	0	0	0	0	0	1

- Description on operation
- 1. When the BSET instruction is executed, first the CPU reads port 5.

Since P57 and P56 are input pins, the CPU reads the pin states (low-level and high-level input).

P55 to P50 are output pins, so the CPU reads the value in PDR5. In this example PDR5 has a value of H'80, but the value read by the CPU is H'40.

- 2. Next, the CPU sets bit 0 of the read data to 1, changing the PDR5 data to H'41.
- 3. Finally, the CPU writes H'41 to PDR5, completing execution of BSET instruction.

As a result of the BSET instruction, bit 0 in PDR5 becomes 1, and P50 outputs a high-level signal. However, bits 7 and 6 of PDR5 end up with different values. To prevent this problem, store a copy of the PDR5 data in a work area in memory. Perform the bit manipulation on the data in the work area, then write this data to PDR5.



#### • Prior to executing BSET instruction

MOV.B	#80,	ROL
MOV.B	ROL,	@RAM0
MOV.B	ROL,	@PDR5

The PDR5 value (H'80) is written to a work area in memory (RAM0) as well as to PDR5.

	P57	P56	P55	P54	P53	P52	P51	P50
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1	1
PDR5	1	0	0	0	0	0	0	0
RAM0	1	0	0	0	0	0	0	0

#### • BSET instruction executed

BSET #0, @RAMO

The BSET instruction is executed designating the PDR5 work area (RAM0).

#### • After executing BSET instruction

MOV.B @RAM0, ROL MOV.B ROL, @PDR5

The work area (RAM0) value is written to PDR5.

_	P57	P56	P55	P54	P53	P52	P51	P50
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	High Ievel
PCR5	0	0	1	1	1	1	1	1
PDR5	1	0	0	0	0	0	0	1
RAM0	1	0	0	0	0	0	0	1

#### Bit Manipulation in a Register Containing a Write-Only Bit

#### Example 3: BCLR instruction executed designating port 5 control register PCR5

P57 and P56 are input pins, with a low-level signal input at P57 and a high-level signal input at P56. P55 to P50 are output pins that output low-level signals. An example of setting the P50 pin as an input pin by the BCLR instruction is shown below. It is assumed that a high-level signal will be input to this input pin.

	P57	P56	P55	P54	P53	P52	P51	P50
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1	1
PDR5	1	0	0	0	0	0	0	0

• Prior to executing BCLR instruction

#### • BCLR instruction executed

BCLR #0, @PCR5

The BCLR instruction is executed for PCR5.

• After executing BCLR instruction

	P57	P56	P55	P54	P53	P52	P51	P50
Input/output	Output	Output	Output	Output	Output	Output	Output	Input
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	High level
PCR5	1	1	1	1	1	1	1	0
PDR5	1	0	0	0	0	0	0	0

- Description on operation
- 1. When the BCLR instruction is executed, first the CPU reads PCR5. Since PCR5 is a write-only register, the CPU reads a value of H'FF, even though the PCR5 value is actually H'3F.
- 2. Next, the CPU clears bit 0 in the read data to 0, changing the data to H'FE.
- 3. Finally, H'FE is written to PCR5 and BCLR instruction execution ends.

As a result of this operation, bit 0 in PCR5 becomes 0, making P50 an input port. However, bits 7 and 6 in PCR5 change to 1, so that P57 and P56 change from input pins to output pins. To prevent this problem, store a copy of the PDR5 data in a work area in memory and manipulate data of the bit in the work area, then write this data to PDR5.

• Prior to executing BCLR instruction

MOV.B	#3F,	ROL
MOV.B	ROL,	@RAM0
MOV.B	ROL,	@PCR5

The PCR5 value (H'3F) is written to a work area in memory (RAM0) as well as to PCR5.

	P57	P56	P55	P54	P53	P52	P51	P50
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1	1
PDR5	1	0	0	0	0	0	0	0
RAM0	0	0	1	1	1	1	1	1

• BCLR instruction executed

BCLR #0, @RAMO

The BCLR instructions executed for the PCR5 work area (RAM0).

#### • After executing BCLR instruction

MOV.B @RAM0, R0L MOV.B R0L, @PCR5

The work area (RAM0) value is written to PCR5.

	P57	P56	P55	P54	P53	P52	P51	P50
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	High Ievel
PCR5	0	0	1	1	1	1	1	0
PDR5	1	0	0	0	0	0	0	0
RAM0	0	0	1	1	1	1	1	0

# Section 3 Exception Handling

Exception handling may be caused by a reset, a trap instruction (TRAPA), or interrupts.

• Reset

A reset has the highest exception priority. Exception handling starts as soon as the reset is cleared by the  $\overline{\text{RES}}$  pin. The chip is also reset when the watchdog timer overflows, and exception handling starts. Exception handling is the same as exception handling by the  $\overline{\text{RES}}$  pin.

Trap Instruction

Exception handling starts when a trap instruction (TRAPA) is executed. The TRAPA instruction generates a vector address corresponding to a vector number from 0 to 3, as specified in the instruction code. Exception handling can be executed at all times in the program execution state, regardless of the setting of the I bit in CCR.

• Interrupts

External interrupts other than NMI and internal interrupts other than address break are masked by the I bit in CCR, and kept masked while the I bit is set to 1. Exception handling starts when the current instruction or exception handling ends, if an interrupt request has been issued.

## 3.1 Exception Sources and Vector Address

Table 3.1 shows the vector addresses and priority of each exception handling. When more than one interrupt is requested, handling is performed from the interrupt with the highest priority.

Relative Module	Exception Sources	Vector Number	Vector Address	Priority
RES pin Watchdog timer	Reset	0	H'0000 to H'0001	High ▲
_	Reserved for system use	1 to 6	H'0002 to H'000D	_
External interrupt p	in NMI	7	H'000E to H'000F	_
CPU	Trap instruction (#0)	8	H'0010 to H'0011	_
	(#1)	9	H'0012 to H'0013	_
	(#2)	10	H'0014 to H'0015	_
	(#3)	11	H'0016 to H'0017	_
Address break	Break conditions satisfied	12	H'0018 to H'0019	_ ↓
CPU	Direct transition by executing the SLEEP instruction	13	H'001A to H'001B	Low

 Table 3.1
 Exception Sources and Vector Address



Relative Module	Exception Sources	Vector Number	Vector Address	Priority			
External interrupt pi		14	H'001C to H'001D	High			
	Low-voltage detection interrupt*						
	IRQ1	15	H'001E to H'001F	_			
	IRQ2	16	H'0020 to H'0021				
	IRQ3	17	H'0022 to H'0023	_			
	WKP	18	H'0024 to H'0025	_			
Timer A	Overflow	19	H'0026 to H'0027	-			
_	Reserved for system use	20	H'0028 to H'0029	-			
Timer W	Timer W input capture A /compare match A Timer W input capture B /compare match B Timer W input capture C /compare match C Timer W input capture D /compare match D Timer W overflow	21	H'002A to H'002B				
Timer V	Timer V compare match A Timer V compare match B Timer V overflow	22	H'002C to H'002D	_			
SCI3	SCI3 receive data full SCI3 transmit data empty SCI3 transmit end SCI3 receive error	23	H'002E to H'002F	_			
IIC2	Transmit data empty Transmit end Receive data full Arbitration lost/Overrun error NACK detection Stop conditions detected	24	H'0030 to H'0031				
A/D converter	A/D conversion end	25	H'0032 to H'0033	Low			

Note: \* A low-voltage detection interrupt is enabled only in the product with an on-chip power-on reset and low-voltage detection circuit.

### **3.2** Register Descriptions

Interrupts are controlled by the following registers.

- Interrupt edge select register 1 (IEGR1)
- Interrupt edge select register 2 (IEGR2)
- Interrupt enable register 1 (IENR1)
- Interrupt flag register 1 (IRR1)
- Wakeup interrupt flag register (IWPR)

### 3.2.1 Interrupt Edge Select Register 1 (IEGR1)

IEGR1 selects the direction of an edge that generates interrupt requests of pins  $\overline{\text{NMI}}$  and  $\overline{\text{IRQ3}}$  to  $\overline{\text{IRQ0}}$ .

Bit Name	Value		
	Value	R/W	Description
NMIEG	0	R/W	NMI Edge Select
			0: Falling edge of $\overline{NMI}$ pin input is detected
			1: Rising edge of $\overline{\text{NMI}}$ pin input is detected
	All 1		Reserved
			These bits are always read as 1.
IEG3	0	R/W	IRQ3 Edge Select
			0: Falling edge of IRQ3 pin input is detected
			1: Rising edge of IRQ3 pin input is detected
IEG2	0	R/W	IRQ2 Edge Select
			0: Falling edge of IRQ2 pin input is detected
			1: Rising edge of IRQ2 pin input is detected
IEG1	0	R/W	IRQ1 Edge Select
			0: Falling edge of IRQ1 pin input is detected
			1: Rising edge of IRQ1 pin input is detected
IEG0	0	R/W	IRQ0 Edge Select
			0: Falling edge of IRQ0 pin input is detected
			1: Rising edge of IRQ0 pin input is detected
1	EG3 EG2 EG1	— All 1 EG3 0 EG2 0 EG1 0	<ul> <li>All 1 —</li> <li>EG3 0 R/W</li> <li>EG2 0 R/W</li> <li>EG1 0 R/W</li> </ul>

### 3.2.2 Interrupt Edge Select Register 2 (IEGR2)

IEGR2 selects the direction of an edge that generates interrupt requests of the pins  $\overline{\text{ADTRG}}$  and  $\overline{\text{WKP5}}$  to  $\overline{\text{WKP0}}$ .


		Initial		
Bit	Bit Name	Value	R/W	Description
7, 6	—	All 1	—	Reserved
				These bits are always read as 1.
5	WPEG5	0	R/W	WKP5 Edge Select
				0: Falling edge of WKP5(ADTRG) pin input is detected
				1: Rising edge of WKP5(ADTRG) pin input is detected
4	WPEG4	0	R/W	WKP4 Edge Select
				0: Falling edge of $\overline{WKP4}$ pin input is detected
				1: Rising edge of $\overline{WKP4}$ pin input is detected
3	WPEG3	0	R/W	WKP3 Edge Select
				0: Falling edge of $\overline{WKP3}$ pin input is detected
				1: Rising edge of $\overline{WKP3}$ pin input is detected
2	WPEG2	0	R/W	WKP2 Edge Select
				0: Falling edge of $\overline{WKP2}$ pin input is detected
				1: Rising edge of $\overline{WKP2}$ pin input is detected
1	WPEG1	0	R/W	WKP1Edge Select
				0: Falling edge of $\overline{WKP1}$ pin input is detected
				1: Rising edge of $\overline{WKP1}$ pin input is detected
0	WPEG0	0	R/W	WKP0 Edge Select
				0: Falling edge of $\overline{WKP0}$ pin input is detected
				1: Rising edge of $\overline{WKP0}$ pin input is detected

### 3.2.3 Interrupt Enable Register 1 (IENR1)

IENR1 enables direct transition interrupts, timer A overflow interrupts, and external pin interrupts.

Bit	Bit Name	Initial Value	R/W	Description
7	IENDT	0	R/W	Direct Transfer Interrupt Enable
				When this bit is set to 1, direct transition interrupt requests are enabled.
6	IENTA	0	R/W	Timer A Interrupt Enable
				When this bit is set to 1, timer A overflow interrupt requests are enabled.
5	IENWP	0	R/W	Wakeup Interrupt Enable
				This bit is an enable bit, which is common to the pins $\overline{WKP5}$ to $\overline{WKP0}$ . When the bit is set to 1, interrupt requests are enabled.
4		1		Reserved
4		1	—	This bit is always read as 1.
			<b>D</b> 444	
3	IEN3	0	R/W	IRQ3 Interrupt Enable
				When this bit is set to 1, interrupt requests of the IRQ3 pin are enabled.
2	IEN2	0	R/W	IRQ2 Interrupt Enable
				When this bit is set to 1, interrupt requests of the $\overline{IRQ2}$ pin are enabled.
1	IEN1	0	R/W	IRQ1 Interrupt Enable
				When this bit is set to 1, interrupt requests of the $\overline{IRQ1}$ pin are enabled.
0	IEN0	0	R/W	IRQ0 Interrupt Enable
				When this bit is set to 1, interrupt requests of the $\overline{IRQ0}$ pin are enabled.

When disabling interrupts by clearing bits in an interrupt enable register, or when clearing bits in an interrupt flag register, always do so while interrupts are masked (I = 1). If the above clear operations are performed while I = 0, and as a result a conflict arises between the clear instruction and an interrupt request, exception handling for the interrupt will be executed after the clear instruction has been executed.



### 3.2.4 Interrupt Flag Register 1 (IRR1)

IRR1 is a status flag register for direct transition interrupts, timer A overflow interrupts, and  $\overline{IRQ3}$  to  $\overline{IRQ0}$  interrupt requests.


		Initial		
Bit	Bit Name	Value	R/W	Description
7	IRRDT	0	R/W	Direct Transfer Interrupt Request Flag
				[Setting condition]
				When a direct transfer is made by executing a SLEEP instruction while DTON in SYSCR2 is set to 1.
				[Clearing condition]
				When IRRDT is cleared by writing 0
6	IRRTA	0	R/W	Timer A Interrupt Request Flag
				[Setting condition]
				When the timer A counter value overflows
				[Clearing condition]
				When IRRTA is cleared by writing 0
5, 4	_	All 1		Reserved
				These bits are always read as 1.
3	IRRI3	0	R/W	IRQ3 Interrupt Request Flag
				[Setting condition]
				When IRQ3 pin is designated for interrupt input and the designated signal edge is detected.
				[Clearing condition]
				When IRRI3 is cleared by writing 0
2	IRRI2	0	R/W	IRQ2 Interrupt Request Flag
				[Setting condition]
				When IRQ2 pin is designated for interrupt input and the designated signal edge is detected.
				[Clearing condition]
				When IRRI2 is cleared by writing 0
1	IRRI1	0	R/W	IRQ1 Interrupt Request Flag
				[Setting condition]
				When IRQ1 pin is designated for interrupt input and the designated signal edge is detected.
				[Clearing condition]
				When IRRI1 is cleared by writing 0

Bit	Bit Name	Initial Value	R/W	Description
0	IRRI0	0	R/W	IRQ0 Interrupt Request Flag
				[Setting condition]
				When IRQ0 pin is designated for interrupt input and the designated signal edge is detected.
				[Clearing condition]
				When IRRI0 is cleared by writing 0

### 3.2.5 Wakeup Interrupt Flag Register(IWPR)

IWPR is a status flag register for  $\overline{WKP5}$  to  $\overline{WKP0}$  interrupt requests.

		Initial		
Bit	Bit Name	Value	R/W	Description
7, 6		All 1	_	Reserved
				These bits are always read as 1.
5	IWPF5	0	R/W	WKP5 Interrupt Request Flag
				[Setting condition]
				When $\overline{\text{WKP5}}$ pin is designated for interrupt input and the designated signal edge is detected.
				[Clearing condition]
				When IWPF5 is cleared by writing 0.
4	IWPF4	0	R/W	WKP4 Interrupt Request Flag
				[Setting condition]
				When $\overline{WKP4}$ pin is designated for interrupt input and the designated signal edge is detected.
				[Clearing condition]
				When IWPF4 is cleared by writing 0.
3	IWPF3	0	R/W	WKP3 Interrupt Request Flag
				[Setting condition]
				When $\overline{\text{WKP3}}$ pin is designated for interrupt input and the designated signal edge is detected.
				[Clearing condition]
				When IWPF3 is cleared by writing 0.



		Initial		
Bit	Bit Name	Value	R/W	Description
2	IWPF2	0	R/W	WKP2 Interrupt Request Flag
				[Setting condition]
				When $\overline{WKP2}$ pin is designated for interrupt input and the designated signal edge is detected.
				[Clearing condition]
				When IWPF2 is cleared by writing 0.
1	IWPF1	0	R/W	WKP1 Interrupt Request Flag
				[Setting condition]
				When $\overline{\text{WKP1}}$ pin is designated for interrupt input and the designated signal edge is detected.
				[Clearing condition]
				When IWPF1 is cleared by writing 0.
0	IWPF0	0	R/W	WKP0 Interrupt Request Flag
				[Setting condition]
				When $\overline{\text{WKP0}}$ pin is designated for interrupt input and the designated signal edge is detected.
				[Clearing condition]
				When IWPF0 is cleared by writing 0.

### 3.3 Reset Exception Handling

. ... .

When the  $\overline{\text{RES}}$  pin goes low, all processing halts and this LSI enters the reset. The internal state of the CPU and the registers of the on-chip peripheral modules are initialized by the reset. To ensure that this LSI is reset at power-up, hold the  $\overline{\text{RES}}$  pin low until the clock pulse generator output stabilizes. To reset the chip during operation, hold the  $\overline{\text{RES}}$  pin low for at least 10 system clock cycles. When the  $\overline{\text{RES}}$  pin goes high after being held low for the necessary time, this LSI starts reset exception handling. The reset exception handling sequence is shown in figure 3.1.

The reset exception handling sequence is as follows. However, for the reset exception handling sequence of the product with on-chip power-on reset circuit, refer to section 18, Power-On Reset and Low-Voltage Detection Circuits (Optional).

- 1. Set the I bit in the condition code register (CCR) to 1.
- 2. The CPU generates a reset exception handling vector address (from H'0000 to H'0001), the data in that address is sent to the program counter (PC) as the start address, and program execution starts from that address.



### 3.4 Interrupt Exception Handling

### 3.4.1 External Interrupts

As the external interrupts, there are NMI, IRQ3 to IRQ0, and WKP5 to WKP0 interrupts.

#### **NMI Interrupt**

NMI interrupt is requested by input signal edge to pin  $\overline{\text{NMI}}$ . This interrupt is detected by either rising edge sensing or falling edge sensing, depending on the setting of bit NMIEG in IEGR1. NMI is the highest-priority interrupt, and can always be accepted without depending on the I bit value in CCR.

### **IRQ3 to IRQ0 Interrupts**

IRQ3 to IRQ0 interrupts are requested by input signals to pins  $\overline{IRQ3}$  to  $\overline{IRQ0}$ . These four interrupts are given different vector addresses, and are detected individually by either rising edge sensing or falling edge sensing, depending on the settings of bits IEG3 to IEG0 in IEGR1. When pins  $\overline{IRQ3}$  to  $\overline{IRQ0}$  are designated for interrupt input in PMR1 and the designated signal edge is input, the corresponding bit in IRR1 is set to 1, requesting the CPU of an interrupt. These interrupts can be masked by setting bits IEN3 to IEN0 in IENR1.

#### WKP5 to WKP0 Interrupts

WKP5 to WKP0 interrupts are requested by input signals to pins  $\overline{\text{WKP5}}$  to  $\overline{\text{WKP0}}$ . These six interrupts have the same vector addresses, and are detected individually by either rising edge sensing or falling edge sensing, depending on the settings of bits WPEG5 to WPEG0 in IEGR2.

When pins  $\overline{WKP5}$  to  $\overline{WKP0}$  are designated for interrupt input in PMR5 and the designated signal edge is input, the corresponding bit in IWPR is set to 1, requesting the CPU of an interrupt. These interrupts can be masked by setting bit IENWP in IENR1.




Figure 3.1 Reset Sequence

### 3.4.2 Internal Interrupts

Each on-chip peripheral module has a flag to show the interrupt request status and the enable bit to enable or disable the interrupt. For timer A interrupt requests and direct transfer interrupt requests generated by execution of a SLEEP instruction, this function is included in IRR1 and IENR1.

When an on-chip peripheral module requests an interrupt, the corresponding interrupt request status flag is set to 1, requesting the CPU of an interrupt. These interrupts can be masked by writing 0 to clear the corresponding enable bit.

### 3.4.3 Interrupt Handling Sequence

Interrupts are controlled by an interrupt controller.

Interrupt operation is described as follows.

- 1. If an interrupt occurs while the NMI or interrupt enable bit is set to 1, an interrupt request signal is sent to the interrupt controller.
- 2. When multiple interrupt requests are generated, the interrupt controller requests to the CPU for the interrupt handling with the highest priority at that time according to table 3.1. Other interrupt requests are held pending.

Rev. 4.00, 03/04, page 56 of 400



- 3. The CPU accepts the NMI and address break without depending on the I bit value. Other interrupt requests are accepted, if the I bit is cleared to 0 in CCR; if the I bit is set to 1, the interrupt request is held pending.
- 4. If the CPU accepts the interrupt after processing of the current instruction is completed, interrupt exception handling will begin. First, both PC and CCR are pushed onto the stack. The state of the stack at this time is shown in figure 3.2. The PC value pushed onto the stack is the address of the first instruction to be executed upon return from interrupt handling.
- 5. Then, the I bit of CCR is set to 1, masking further interrupts excluding the NMI and address break. Upon return from interrupt handling, the values of I bit and other bits in CCR will be restored and returned to the values prior to the start of interrupt exception handling.
- 6. Next, the CPU generates the vector address corresponding to the accepted interrupt, and transfers the address to PC as a start address of the interrupt handling-routine. Then a program starts executing from the address indicated in PC.

Figure 3.3 shows a typical interrupt sequence where the program area is in the on-chip ROM and the stack area is in the on-chip RAM.





Figure 3.2 Stack Status after Exception Handling



### 3.4.4 Interrupt Response Time

Table 3.2 shows the number of wait states after an interrupt request flag is set until the first instruction of the interrupt handling-routine is executed.

#### Table 3.2Interrupt Wait States

States	Total
1 to 23	15 to 37
4	
2	
4	
4	
	1 to 23 4 2

Note: \* Not including EEPMOV instruction.






Figure 3.3 Interrupt Sequence

### 3.5 Usage Notes

### 3.5.1 Interrupts after Reset

If an interrupt is accepted after a reset and before the stack pointer (SP) is initialized, the PC and CCR will not be saved correctly, leading to a program crash. To prevent this, all interrupt requests, including NMI, are disabled immediately after a reset. Since the first instruction of a program is always executed immediately after the reset state ends, make sure that this instruction initializes the stack pointer (example: MOV.W #xx: 16, SP).

#### 3.5.2 Notes on Stack Area Use

When word data is accessed, the least significant bit of the address is regarded as 0. Access to the stack always takes place in word size, so the stack pointer (SP: R7) should never indicate an odd address. Use PUSH Rn (MOV.W Rn, @–SP) or POP Rn (MOV.W @SP+, Rn) to save or restore register values.

### 3.5.3 Notes on Rewriting Port Mode Registers

When a port mode register is rewritten to switch the functions of external interrupt pins,  $\overline{IRQ3}$  to  $\overline{IRQ0}$ , and  $\overline{WKP5}$  to  $\overline{WKP0}$ , the interrupt request flag may be set to 1.

When switching a pin function, mask the interrupt before setting the bit in the port mode register. After accessing the port mode register, execute at least one instruction (e.g., NOP), then clear the interrupt request flag from 1 to 0.

Figure 3.4 shows a port mode register setting and interrupt request flag clearing procedure.




Figure 3.4 Port Mode Register Setting and Interrupt Request Flag Clearing Procedure

Renesas

# Section 4 Address Break

The address break simplifies on-board program debugging. It requests an address break interrupt when the set break condition is satisfied. The interrupt request is not affected by the I bit of CCR. Break conditions that can be set include instruction execution at a specific address and a combination of access and data at a specific address. With the address break function, the execution start point of a program containing a bug is detected and execution is branched to the correcting program. Figure 4.1 shows a block diagram of the address break.




Figure 4.1 Block Diagram of Address Break

### 4.1 **Register Descriptions**

Address break has the following registers.

- Address break control register (ABRKCR)
- Address break status register (ABRKSR)
- Break address register (BARH, BARL)
- Break data register (BDRH, BDRL)

### 4.1.1 Address Break Control Register (ABRKCR)

ABRKCR sets address break conditions.

set in BDR and the internal data bus. 00: No data comparison 01: Compares lower 8-bit data between BDRL and data bus 10: Compares upper 8-bit data between BDRH and data bus			Initial		
When this bit is 0, the interrupt immediately after executing RTE is masked and then one instruction must be executed. When this bit is 1, the interrupt is not masked.         6       CSEL1       0       R/W       Condition Select 1 and 0         5       CSEL0       0       R/W       These bits set address break conditions.         00: Instruction execution cycle       01: CPU data read cycle       10: CPU data read/write cycle         4       ACMP2       0       R/W       Address Compare Condition Select 2 to 0         3       ACMP1       0       R/W       These bits set the comparison condition between the address set in BAR and the internal address bus.         2       ACMP0       0       R/W       These bits set the comparison condition between the address set in Compares upper 12-bit addresses         01: Compares upper 4-bit addresses       01: Compares upper 4-bit addresses         01: Compares upper 4-bit addresses       01: Compares upper 4-bit addresses         01: Compares upper 4-bit addresses       01: Compares upper 4-bit addresses         01: Compares upper 4-bit addresses       00: No data comparison condition between the dat set in BDR and the internal data bus.         00: No data compares on condition select 1 and 0       0         1       DCMP1       0       R/W         10: Compares lower 8-bit data between BDRL and data bus.       00: No data comparison </th <th>Bit</th> <th>Bit Name</th> <th>Value</th> <th>R/W</th> <th>Description</th>	Bit	Bit Name	Value	R/W	Description
executing RTE is masked and then one instruction must be executed. When this bit is 1, the interrupt is not masked.         6       CSEL1       0       R/W       Condition Select 1 and 0         5       CSEL0       0       R/W       These bits set address break conditions. 00: Instruction execution cycle 01: CPU data read cycle 10: CPU data write cycle 11: CPU data read/write cycle         4       ACMP2       0       R/W       Address Compare Condition Select 2 to 0         3       ACMP1       0       R/W       These bits set the comparison condition between the address set in BAR and the internal address bus. 000: Compares 16-bit addresses 011: Compares upper 12-bit addresses 010: Compares upper 4-bit addresses 011: Compares upper 4-bit addresses 011: Compares upper 4-bit addresses 011: Compares upper 4-bit addresses 011: Compares upper 4-bit addresses 010: Compares lower 8-bit data between the dat set in BDR and the internal data bus. 00: No data comparison 01: Compares lower 8-bit data between BDRL and data bus	7	RTINTE	1	R/W	RTE Interrupt Enable
5       CSEL0       0       R/W       These bits set address break conditions.         00: Instruction execution cycle       01: CPU data read cycle       10: CPU data read/write cycle         4       ACMP2       0       R/W       Address Compare Condition Select 2 to 0         3       ACMP1       0       R/W       These bits set the comparison condition between the address set in BAR and the internal address bus.         2       ACMP0       0       R/W       These bits set the comparison condition between the address set in BAR and the internal address bus.         000: Compares 16-bit addresses       001: Compares upper 12-bit addresses         011: Compares upper 4-bit addresses       011: Compares upper 4-bit addresses         011: Compares upper 4-bit addresses       11: Compares upper 4-bit addresses         011: Compares upper 4-bit addresses       011: Compares upper 4-bit addresses         011: Compares upper 4-bit addresses       011: Compares upper 4-bit addresses         011: Compares loper 4-bit addresses       011: Compares upper 4-bit addresses         02       DCMP1       0       R/W         03       DCMP0       R/W       These bits set the comparison condition between the dat set in BDR and the internal data bus.         00: No data comparison       01: Compares lower 8-bit data between BDRL and data bus         10: Compares upper 8-					executing RTE is masked and then one instruction must be executed. When this bit is 1, the interrupt is not
00: Instruction execution cycle         01: CPU data read cycle         10: CPU data read cycle         11: CPU data read/write cycle         2       ACMP1         0       R/W         ACMP0       0         R/W       These bits set the comparison condition between the         address set in BAR and the internal address bus.       000: Compares 16-bit addresses         001: Compares upper 12-bit addresses       011: Compares upper 4-bit addresses         011: Compares upper 4-bit addresses       011: Compares upper 4-bit addresses         11       DCMP1       0         R/W       Data Compare Condition Select 1 and 0         0       DCMP0       0         R/W       These bits set the comparison condition between the data set in BDR and the internal data bus.         00: No data comparison       01: Compares lower 8-bit data between BDRL and data bus         00: No data comparison       01: Compares upper 8-bit data between BDRH and data bus         10: Compares upper 8-bit data between BDRH and data bus       10: Compares upper 8-bit	6	CSEL1	0	R/W	Condition Select 1 and 0
01: CPU data read cycle         10: CPU data write cycle         11: CPU data read/write cycle         12: ACMP0       0         R/W       Address Compare Condition Select 2 to 0         3       ACMP1       0         R/W       These bits set the comparison condition between the address set in BAR and the internal address bus.         000: Compares 16-bit addresses       000: Compares upper 12-bit addresses         011: Compares upper 8-bit addresses       011: Compares upper 4-bit addresses         011: Compares upper 4-bit addresses       011: Compares upper 4-bit addresses         11       DCMP1       0       R/W         Data Compare Condition Select 1 and 0       0         0       DCMP0       0         R/W       These bits set the comparison condition between the data set in BDR and the internal data bus.         00: No data comparison       01: Compares lower 8-bit data between BDRL and data bus.         00: No data comparison       01: Compares upper 8-bit data between BDRH and data bus.         00: No data comparison       01: Compares upper 8-bit data between BDRH and data bus	5	CSEL0	0	R/W	These bits set address break conditions.
10: CPU data write cycle         11: CPU data read/write cycle         4       ACMP2       0       R/W       Address Compare Condition Select 2 to 0         3       ACMP1       0       R/W       These bits set the comparison condition between the address set in BAR and the internal address bus.         2       ACMP0       0       R/W       These bits set the comparison condition between the address set in BAR and the internal address bus.         000: Compares 16-bit addresses       001: Compares upper 12-bit addresses         010: Compares upper 8-bit addresses       011: Compares upper 4-bit addresses         11: COMP1       0       R/W       Data Compare Condition Select 1 and 0         0       DCMP0       0       R/W       These bits set the comparison condition between the dat set in BDR and the internal data bus.         00: No data comparison       01: Compares lower 8-bit data between BDRL and data bus         00: No data comparison       01: Compares upper 8-bit data between BDRL and data bus					00: Instruction execution cycle
11: CPU data read/write cycle         4       ACMP2       0       R/W       Address Compare Condition Select 2 to 0         3       ACMP1       0       R/W       These bits set the comparison condition between the address set in BAR and the internal address bus.         2       ACMP0       0       R/W       These bits set the comparison condition between the address set in BAR and the internal address bus.         000: Compares 16-bit addresses       001: Compares upper 12-bit addresses         010: Compares upper 8-bit addresses       011: Compares upper 4-bit addresses         011: Compares upper 4-bit addresses       11: Compares upper 4-bit addresses         1       DCMP1       0       R/W       Data Compare Condition Select 1 and 0         0       DCMP0       0       R/W       These bits set the comparison condition between the data set in BDR and the internal data bus.         00: No data comparison       01: Compares lower 8-bit data between BDRL and data bus         00: No data comparison       01: Compares upper 8-bit data between BDRH and data bus					01: CPU data read cycle
4       ACMP2       0       R/W       Address Compare Condition Select 2 to 0         3       ACMP1       0       R/W       These bits set the comparison condition between the address set in BAR and the internal address bus.         2       ACMP0       0       R/W       These bits set the comparison condition between the address set in BAR and the internal address bus.         2       ACMP0       0       R/W       These bits set the comparison condition between the address set in BAR and the internal address bus.         000: Compares 16-bit addresses       001: Compares upper 12-bit addresses         011: Compares upper 4-bit addresses       011: Compares upper 4-bit addresses         1       DCMP1       0       R/W       Data Compare Condition Select 1 and 0         0       DCMP0       0       R/W       These bits set the comparison condition between the dat set in BDR and the internal data bus.         00: No data comparison       01: Compares lower 8-bit data between BDRL and data bus       10: Compares upper 8-bit data between BDRH and data bus					10: CPU data write cycle
3       ACMP1       0       R/W       These bits set the comparison condition between the address set in BAR and the internal address bus.         2       ACMP0       0       R/W       These bits set the comparison condition between the address set in BAR and the internal address bus.         2       ACMP0       0       R/W       These bits set the comparison condition between the address set in BAR and the internal address bus.         2       ACMP0       0       R/W       Compares upper 12-bit addresses         001: Compares upper 8-bit addresses       011: Compares upper 4-bit addresses         1       DCMP1       0       R/W       Data Compare Condition Select 1 and 0         0       DCMP0       0       R/W       These bits set the comparison condition between the dat set in BDR and the internal data bus.         00: No data compares lower 8-bit data between BDRL and data bus       01: Compares lower 8-bit data between BDRL and data bus         10: Compares upper 8-bit data between BDRH and data bus       10: Compares upper 8-bit data between BDRH and data bus					11: CPU data read/write cycle
2       ACMP0       0       R/W       address set in BAR and the internal address bus.         000: Compares 16-bit addresses       001: Compares upper 12-bit addresses         010: Compares upper 8-bit addresses       011: Compares upper 4-bit addresses         1       DCMP1       0       R/W       Data Compare Condition Select 1 and 0         0       DCMP0       0       R/W       These bits set the comparison condition between the data set in BDR and the internal data bus.         00: No data compares lower 8-bit data between BDRL and data bus       01: Compares upper 8-bit data between BDRH and data bus	4	ACMP2	0	R/W	Address Compare Condition Select 2 to 0
<ul> <li>ACMP0 0 H/W</li> <li>ACMP0 0 H/W</li> <li>ACMP0 0 H/W</li> <li>Compares 16-bit addresses</li> <li>000: Compares upper 12-bit addresses</li> <li>010: Compares upper 8-bit addresses</li> <li>011: Compares upper 4-bit addresses</li> <li>11 DCMP1 0 R/W</li> <li>Data Compare Condition Select 1 and 0</li> <li>DCMP0 0 R/W</li> <li>These bits set the comparison condition between the data set in BDR and the internal data bus.</li> <li>00: No data comparison</li> <li>01: Compares lower 8-bit data between BDRL and data bus</li> <li>10: Compares upper 8-bit data between BDRH and data bus</li> </ul>	3	ACMP1	0	R/W	
001: Compares upper 12-bit addresses         010: Compares upper 8-bit addresses         011: Compares upper 4-bit addresses         1       DCMP1         0       DCMP0         0       R/W         DCMP0       0         R/W       Data Compare Condition Select 1 and 0         0       DCMP0         0       R/W         These bits set the comparison condition between the dat set in BDR and the internal data bus.         00: No data comparison         01: Compares lower 8-bit data between BDRL and data bus.         10: Compares upper 8-bit data between BDRH and data bus.	2	ACMP0	0	R/W	address set in BAR and the internal address bus.
010: Compares upper 8-bit addresses         011: Compares upper 4-bit addresses         1       DCMP1       0         1       DCMP0       0         0       DCMP0       0         R/W       Data Compare Condition Select 1 and 0         0       DCMP0       0         R/W       These bits set the comparison condition between the data set in BDR and the internal data bus.         00: No data comparison       01: Compares lower 8-bit data between BDRL and data bus         10: Compares upper 8-bit data between BDRH and data bus					000: Compares 16-bit addresses
011: Compares upper 4-bit addresses         1       DCMP1       0       R/W       Data Compare Condition Select 1 and 0         0       DCMP0       0       R/W       These bits set the comparison condition between the data set in BDR and the internal data bus.         00: No data compares lower 8-bit data between BDRL and data bus       01: Compares lower 8-bit data between BDRL and data bus         10: Compares upper 8-bit data between BDRH and data bus       10: Compares upper 8-bit data between BDRH and data bus					001: Compares upper 12-bit addresses
1       DCMP1       0       R/W       Data Compare Condition Select 1 and 0         0       DCMP0       0       R/W       These bits set the comparison condition between the data set in BDR and the internal data bus.         00:       No data comparison       01: Compares lower 8-bit data between BDRL and data bus.         10:       Compares upper 8-bit data between BDRH and data bus.					010: Compares upper 8-bit addresses
1       DCMP1       0       R/W       Data Compare Condition Select 1 and 0         0       DCMP0       0       R/W       These bits set the comparison condition between the data set in BDR and the internal data bus.         00: No data comparison       01: Compares lower 8-bit data between BDRL and data bus         10: Compares upper 8-bit data between BDRH and data bus					011: Compares upper 4-bit addresses
0 DCMP0 0 R/W These bits set the comparison condition between the data set in BDR and the internal data bus. 00: No data comparison 01: Compares lower 8-bit data between BDRL and data bus 10: Compares upper 8-bit data between BDRH and data bus					1XX: Reserved (setting prohibited)
set in BDR and the internal data bus. 00: No data comparison 01: Compares lower 8-bit data between BDRL and data bus 10: Compares upper 8-bit data between BDRH and data bus	1	DCMP1	0	R/W	Data Compare Condition Select 1 and 0
01: Compares lower 8-bit data between BDRL and data bus 10: Compares upper 8-bit data between BDRH and data bus	0	DCMP0	0	R/W	These bits set the comparison condition between the data set in BDR and the internal data bus.
bus 10: Compares upper 8-bit data between BDRH and data bus					00: No data comparison
bus					· · · · · · · · · · · · · · · · · · ·
11: Compares 16-bit data between BDR and data bus					
					11: Compares 16-bit data between BDR and data bus

Legend: X: Don't care.

When an address break is set in the data read cycle or data write cycle, the data bus used will depend on the combination of the byte/word access and address. Table 4.1 shows the access and data bus used. When an I/O register space with an 8-bit data bus width is accessed in word size, a byte access is generated twice. For details on data widths of each register, see section 20.1, Register Addresses (Address Order).

Rev. 4.00, 03/04, page 62 of 400



#### Table 4.1 Access and Data Bus Used

	Word /	Access	Byte Access			
	Even Address	Odd Address	Even Address	Odd Address		
ROM space	Upper 8 bits	Lower 8 bits	Upper 8 bits	Upper 8 bits		
RAM space	Upper 8 bits	Lower 8 bits	Upper 8 bits	Upper 8 bits		
I/O register with 8-bit data bus width	Upper 8 bits	Upper 8 bits	Upper 8 bits	Upper 8 bits		
I/O register with 16-bit data bus width	Upper 8 bits	Lower 8 bits	_	—		

#### 4.1.2 Address Break Status Register (ABRKSR)

ABRKSR consists of the address break interrupt flag and the address break interrupt enable bit.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	ABIF	0	R/W	Address Break Interrupt Flag
				[Setting condition]
				When the condition set in ABRKCR is satisfied
				[Clearing condition]
				When 0 is written after ABIF=1 is read
6	ABIE	0	R/W	Address Break Interrupt Enable
				When this bit is 1, an address break interrupt request is enabled.
5 to 0	_	All 1	_	Reserved
				These bits are always read as 1.

### 4.1.3 Break Address Registers (BARH, BARL)

BARH and BARL are 16-bit read/write registers that set the address for generating an address break interrupt. When setting the address break condition to the instruction execution cycle, set the first byte address of the instruction. The initial value of this register is H'FFFF.

### 4.1.4 Break Data Registers (BDRH, BDRL)

BDRH and BDRL are 16-bit read/write registers that set the data for generating an address break interrupt. BDRH is compared with the upper 8-bit data bus. BDRL is compared with the lower 8-bit data bus. When memory or registers are accessed by byte, the upper 8-bit data bus is used for even and odd addresses in the data transmission. Therefore, comparison data must be set in

Rev. 4.00, 03/04, page 63 of 400



BDRH for byte access. For word access, the data bus used depends on the address. See section 4.1.1, Address Break Control Register (ABRKCR), for details. The initial value of this register is undefined.

### 4.2 Operation

When the ABIF and ABIE bits in ABRKSR are set to 1, the address break function generates an interrupt request to the CPU. The ABIF bit in ABRKSR is set to 1 by the combination of the address set in BAR, the data set in BDR, and the conditions set in ABRKCR. When the interrupt request is accepted, interrupt exception handling starts after the instruction being executed ends. The address break interrupt is not masked by the I bit in CCR of the CPU.

Figures 4.2 show the operation examples of the address break interrupt setting.




Figure 4.2 Address Break Interrupt Operation Example (1)

Renesas




Figure 4.2 Address Break Interrupt Operation Example (2)



Rev. 4.00, 03/04, page 66 of 400



## Section 5 Clock Pulse Generators

Clock oscillator circuitry (CPG: clock pulse generator) is provided on-chip, including both a system clock pulse generator and a subclock pulse generator. The system clock pulse generator consists of a system clock oscillator, a duty correction circuit, and system clock dividers. The subclock pulse generator consists of a subclock oscillator circuit and a subclock divider.

Figure 5.1 shows a block diagram of the clock pulse generators.




Figure 5.1 Block Diagram of Clock Pulse Generators

The basic clock signals that drive the CPU and on-chip peripheral modules are  $\phi$  and  $\phi_{SUB}$ . The system clock is divided by prescaler S to become a clock signal from  $\phi/8192$  to  $\phi/2$ , and the subclock is divided by prescaler W to become a clock signal from  $\phi w/128$  to  $\phi w/8$ . Both the system clock and subclock signals are provided to the on-chip peripheral modules.

### 5.1 System Clock Generator

Clock pulses can be supplied to the system clock divider either by connecting a crystal or ceramic resonator, or by providing external clock input. Figure 5.2 shows a block diagram of the system clock generator.




Figure 5.2 Block Diagram of System Clock Generator

### 5.1.1 Connecting Crystal Resonator

Figure 5.3 shows a typical method of connecting a crystal resonator. An AT-cut parallel-resonance crystal resonator should be used. Figure 5.4 shows the equivalent circuit of a crystal resonator. A resonator having the characteristics given in table 5.1 should be used.




Figure 5.3 Typical Connection to Crystal Resonator





Figure 5.4 Equivalent Circuit of Crystal Resonator


Frequency (MHz)	2	4	8	10	16	20
R <sub>s</sub> (max)	500 Ω	120 Ω	80 Ω	60 Ω	50 Ω	40 Ω
C <sub>0</sub> (max)	7 pF	7 pF	7 pF	7 pF	7 pF	7 pF

### Table 5.1 Crystal Resonator Parameters

#### 5.1.2 Connecting Ceramic Resonator

Figure 5.5 shows a typical method of connecting a ceramic resonator.





### 5.1.3 External Clock Input Method

Connect an external clock signal to pin  $OSC_1$ , and leave pin  $OSC_2$  open. Figure 5.6 shows a typical connection. The duty cycle of the external clock signal must be 45 to 55%.




Figure 5.6 Example of External Clock Input



### 5.2 Subclock Generator

Figure 5.7 shows a block diagram of the subclock generator.




Figure 5.7 Block Diagram of Subclock Generator

### 5.2.1 Connecting 32.768-kHz Crystal Resonator

Clock pulses can be supplied to the subclock divider by connecting a 32.768-kHz crystal resonator, as shown in figure 5.8. Figure 5.9 shows the equivalent circuit of the 32.768-kHz crystal resonator.




Figure 5.8 Typical Connection to 32.768-kHz Crystal Resonator




Figure 5.9 Equivalent Circuit of 32.768-kHz Crystal Resonator

#### 5.2.2 Pin Connection when Not Using Subclock

When the subclock is not used, connect pin  $X_1$  to  $V_{cL}$  or  $V_{ss}$  and leave pin  $X_2$  open, as shown in figure 5.10.




Figure 5.10 Pin Connection when not Using Subclock


### 5.3 Prescalers

### 5.3.1 Prescaler S

Prescaler S is a 13-bit counter using the system clock ( $\phi$ ) as its input clock. It is incremented once per clock period. Prescaler S is initialized to H'0000 by a reset, and starts counting on exit from the reset state. In standby mode, subactive mode, and subsleep mode, the system clock pulse generator stops. Prescaler S also stops and is initialized to H'0000. The CPU cannot read or write prescaler S. The output from prescaler S is shared by the on-chip peripheral modules. The divider ratio can be set separately for each on-chip peripheral function. In active mode and sleep mode, the clock input to prescaler S is determined by the division factor designated by MA2 to MA0 in SYSCR2.

### 5.3.2 Prescaler W

Prescaler W is a 5-bit counter using a 32.768 kHz signal divided by 4 ( $\phi_w/4$ ) as its input clock. The divided output is used for clock time base operation of timer A. Prescaler W is initialized to H'00 by a reset, and starts counting on exit from the reset state. Even in standby mode, subactive mode, or subsleep mode, prescaler W continues functioning so long as clock signals are supplied to pins  $X_1$  and  $X_2$ . Prescaler W can be reset by setting 1s in bits TMA3 and TMA2 of timer mode register A (TMA).



### 5.4 Usage Notes

#### 5.4.1 Note on Resonators

Resonator characteristics are closely related to board design and should be carefully evaluated by the user, referring to the examples shown in this section. Resonator circuit constants will differ depending on the resonator element, stray capacitance in its interconnecting circuit, and other factors. Suitable constants should be determined in consultation with the resonator element manufacturer. Design the circuit so that the resonator element never receives voltages exceeding its maximum rating.

#### 5.4.2 Notes on Board Design

When using a crystal resonator (ceramic resonator), place the resonator and its load capacitors as close as possible to the  $OSC_1$  and  $OSC_2$  pins. Other signal lines should be routed away from the resonator circuit to prevent induction from interfering with correct oscillation (see figure 5.11).




Figure 5.11 Example of Incorrect Board Design



# Section 6 Power-Down Modes

This LSI has six modes of operation after a reset. These include a normal active mode and four power-down modes, in which power consumption is significantly reduced. Module standby mode reduces power consumption by selectively halting on-chip module functions.

• Active mode

The CPU and all on-chip peripheral modules are operable on the system clock. The system clock frequency can be selected from  $\phi$ osc,  $\phi$ osc/8,  $\phi$ osc/16,  $\phi$ osc/32, and  $\phi$ osc/64.

• Subactive mode

The CPU and all on-chip peripheral modules are operable on the subclock. The subclock frequency can be selected from  $\frac{\phi w}{2}$ ,  $\frac{\phi w}{4}$ , and  $\frac{\phi w}{8}$ .

• Sleep mode

The CPU halts. On-chip peripheral modules are operable on the system clock.

• Subsleep mode

The CPU halts. On-chip peripheral modules are operable on the subclock.

• Standby mode

The CPU and all on-chip peripheral modules halt. When the clock time-base function is selected, timer A is operable.

• Module standby mode

Independent of the above modes, power consumption can be reduced by halting on-chip peripheral modules that are not used in module units.

RENESAS

### 6.1 **Register Descriptions**

The registers related to power-down modes are listed below.

- System control register 1 (SYSCR1)
- System control register 2 (SYSCR2)
- Module standby control register 1 (MSTCR1)

### 6.1.1 System Control Register 1 (SYSCR1)

SYSCR1 controls the power-down modes, as well as SYSCR2.

Bit	Bit Name	Initial Value	R/W	Description
7	SSBY	0	R/W	Software Standby
				This bit selects the mode to transit after the execution of the SLEEP instruction.
				0: a transition is made to sleep mode or subsleep mode.
				1: a transition is made to standby mode.
				For details, see table 6.2.
6	STS2	0	R/W	Standby Timer Select 2 to 0
5	STS1	0	R/W	These bits designate the time the CPU and peripheral
4	STS0	0	R/W	modules wait for stable clock operation after exiting from standby mode, subactive mode, or subsleep mode to active mode or sleep mode due to an interrupt. The designation should be made according to the clock frequency so that the waiting time is at least 6.5 ms. The relationship between the specified value and the number of wait states is shown in table 6.1. When an external clock is to be used, the minimum value (STS2 = STS1 = STS0 = 1) is recommended.
3	NESEL	0	R/W	Noise Elimination Sampling Frequency Select
				The subclock pulse generator generates the watch clock signal ( $\phi_w$ ) and the system clock pulse generator generates the oscillator clock ( $\phi_{osc}$ ). This bit selects the sampling frequency of the oscillator clock when the watch clock signal ( $\phi_w$ ) is sampled. When $\phi_{osc}$ = 2 to 10 MHz, clear NESEL to 0.
				0: Sampling rate is $\phi_{osc}/16$
				1: Sampling rate is $\phi_{osc}/4$
2 to 0	_	All 0		Reserved
				These bits are always read as 0.

STS2	STS1	STS0	Waiting Time	20 MHz	16 MHz	10 MHz	8 MHz	4 MHz	2 MHz	1 MHz	0.5 MHz
0	0	0	8,192 states	0.4	0.5	0.8	1.0	2.0	4.1	8.1	16.4
		1	16,384 states	0.8	1.0	1.6	2.0	4.1	8.2	16.4	32.8
	1	0	32,768 states	1.6	2.0	3.3	4.1	8.2	16.4	32.8	65.5
		1	65,536 states	3.3	4.1	6.6	8.2	16.4	32.8	65.5	131.1
1	0	0	131,072 states	6.6	8.2	13.1	16.4	32.8	65.5	131.1	262.1
		1	1,024 states	0.05	0.06	0.10	0.13	0.26	0.51	1.02	2.05
	1	0	128 states	0.00	0.00	0.01	0.02	0.03	0.06	0.13	0.26
		1	16 states	0.00	0.00	0.00	0.00	0.00	0.01	0.02	0.03

 Table 6.1
 Operating Frequency and Waiting Time

Note: Time unit is ms.



### 6.1.2 System Control Register 2 (SYSCR2)

SYSCR2 controls the power-down modes, as well as SYSCR1.

-		Initial	-	
Bit	Bit Name	Value	R/W	Description
7	SMSEL	0	R/W	Sleep Mode Selection
6	LSON	0	R/W	Low Speed on Flag
5	DTON	0	R/W	Direct Transfer on Flag
				These bits select the mode to transit after the execution of a SLEEP instruction, as well as bit SSBY of SYSCR1.
				For details, see table 6.2.
4	MA2	0	R/W	Active Mode Clock Select 2 to 0
3	MA1	0	R/W	These bits select the operating clock frequency in active
2	MAO	0	R/W	and sleep modes. The operating clock frequency changes to the set frequency after the SLEEP instruction is executed.
				0XX: $\phi_{ m osc}$
				100: φ <sub>osc</sub> /8
				101:
				110:
				111:
1	SA1	0	R/W	Subactive Mode Clock Select 1 and 0
0	SA0	0	R/W	These bits select the operating clock frequency in subactive and subsleep modes. The operating clock frequency changes to the set frequency after the SLEEP instruction is executed.
				00: <sub>\$\phi_w</sub> /8
				01: <sub>\$\phi_w</sub> /4
				1X: <sub>\$\phi\</sub> /2

Legend: X : Don't care.

### 6.1.3 Module Standby Control Register 1 (MSTCR1)

MSTCR1 allows the on-chip peripheral modules to enter a standby state in module units.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	_	0	_	Reserved
				This bit is always read as 0.
6	MSTIIC	0	R/W	IIC Module Standby
				IIC enters standby mode when this bit is set to 1
5	MSTS3	0	R/W	SCI3 Module Standby
				SCI3 enters standby mode when this bit is set to 1
4	MSTAD	0	R/W	A/D Converter Module Standby
				A/D converter enters standby mode when this bit is set to 1
3	MSTWD	0	R/W	Watchdog Timer Module Standby
				Watchdog timer enters standby mode when this bit is set to 1.When the internal oscillator is selected for the watchdog timer clock, the watchdog timer operates regardless of the setting of this bit
2	MSTTW	0	R/W	Timer W Module Standby
				Timer W enters standby mode when this bit is set to 1
1	MSTTV	0	R/W	Timer V Module Standby
				Timer V enters standby mode when this bit is set to 1
0	MSTTA	0	R/W	Timer A Module Standby
				Timer A enters standby mode when this bit is set to 1



### 6.2 Mode Transitions and States of LSI

Figure 6.1 shows the possible transitions among these operating modes. A transition is made from the program execution state to the program halt state of the program by executing a SLEEP instruction. Interrupts allow for returning from the program halt state to the program execution state of the program. A direct transition between active mode and subactive mode, which are both program execution states, can be made without halting the program. The operating frequency can also be changed in the same modes by making a transition directly from active mode to active mode, and from subactive mode to subactive mode. RES input enables transitions from a mode to the reset state. Table 6.2 shows the transition conditions of each mode after the SLEEP instruction is executed and a mode to return by an interrupt. Table 6.3 shows the internal states of the LSI in each mode.




Figure 6.1 Mode Transition Diagram

DTON	SSBY	SMSEL	LSON	Transition Mode after SLEEP Instruction Execution	Transition Mode due to Interrupt
0	0	0	0	Sleep mode	Active mode
			1		Subactive mode
		1	0	Subsleep mode	Active mode
			1	—	Subactive mode
	1	Х	Х	Standby mode	Active mode
1	Х	0*	0	Active mode (direct transition)	_
	Х	Х	1	Subactive mode (direct transition)	_

### Table 6.2 Transition Mode after SLEEP Instruction Execution and Interrupt Handling

Legend: X : Don't care.

\* When a state transition is performed while SMSEL is 1, timer V, SCI3, and the A/D converter are reset, and all registers are set to their initial values. To use these functions after entering active mode, reset the registers.



Function		Active Mode	Sleep Mode	Subactive Mode	Subsleep Mode	Standby Mode
System clock oscillator		Functioning	Functioning	Halted	Halted	Halted
Subclock oscillator		Functioning	Functioning	Functioning	Functioning	Functioning
CPU operations	Instructions	Functioning	Halted	Functioning	Halted	Halted
	Registers	Functioning	Retained	Functioning	Retained	Retained
RAM		Functioning	Retained	Functioning	Retained	Retained
IO ports		Functioning	Retained	Functioning	Retained	Register contents are retained, but output is the high-impedance state.
External interrupts	IRQ3 to IRQ0	Functioning	Functioning	Functioning	Functioning	Functioning
	WKP5 to WKP0	Functioning	Functioning	Functioning	Functioning	Functioning
Peripheral functions	Timer A	Functioning	Functioning	Functioning if the timekeeping time-base function is selected, and retained if not selected		
	Timer V	Functioning	Functioning	Reset	Reset	Reset
	Timer W	Functioning	Functioning	Retained (if internal clock $\phi$ is Retained selected as a count clock, the counter is incremented by a subclock*)		
	Watchdog timer	Functioning	Functioning	Retained (functioning if the internal oscillator is selected as a count clock*)		
	SCI3	Functioning	Functioning	Reset	Reset	Reset
	IIC	Functioning	Functioning	Retained*	Retained	Retained
	A/D converter	Functioning	Functioning	Reset	Reset	Reset

#### Table 6.3 Internal State in Each Operating Mode

Note: \* Registers can be read or written in subactive mode.

#### 6.2.1 Sleep Mode

In sleep mode, CPU operation is halted but the on-chip peripheral modules function at the clock frequency set by the MA2, MA1, and MA0 bits in SYSCR2. CPU register contents are retained. When an interrupt is requested, sleep mode is cleared and interrupt exception handling starts. Sleep mode is not cleared if the I bit of the condition code register (CCR) is set to 1 or the requested interrupt is disabled in the interrupt enable register. After sleep mode is cleared, a transition is made to active mode when the LSON bit in SYSCR2 is 0, and a transition is made to subactive mode when the bit is 1.

Rev. 4.00, 03/04, page 80 of 400



When the  $\overline{\text{RES}}$  pin goes low, the CPU goes into the reset state and sleep mode is cleared.

#### 6.2.2 Standby Mode

In standby mode, the clock pulse generator stops, so the CPU and on-chip peripheral modules stop functioning. However, as long as the rated voltage is supplied, the contents of CPU registers, on-chip RAM, and some on-chip peripheral module registers are retained. On-chip RAM contents will be retained as long as the voltage set by the RAM data retention voltage is provided. The I/O ports go to the high-impedance state.

Standby mode is cleared by an interrupt. When an interrupt is requested, the system clock pulse generator starts. After the time set in bits STS2–STS0 in SYSCR1 has elapsed, and interrupt exception handling starts. Standby mode is not cleared if the I bit of CCR is set to 1 or the requested interrupt is disabled in the interrupt enable register.


When the  $\overline{\text{RES}}$  pin goes low, the system clock pulse generator starts. Since system clock signals are supplied to the entire chip as soon as the system clock pulse generator starts functioning, the  $\overline{\text{RES}}$  pin must be kept low until the pulse generator output stabilizes. After the pulse generator output has stabilized, the CPU starts reset exception handling if the  $\overline{\text{RES}}$  pin is driven high.

#### 6.2.3 Subsleep Mode

In subsleep mode, operation of the CPU and on-chip peripheral modules other than timer A is halted. As long as a required voltage is applied, the contents of CPU registers, the on-chip RAM, and some registers of the on-chip peripheral modules are retained. I/O ports keep the same states as before the transition.

Subsleep mode is cleared by an interrupt. When an interrupt is requested, subsleep mode is cleared and interrupt exception handling starts. Subsleep mode is not cleared if the I bit of CCR is set to 1 or the requested interrupt is disabled in the interrupt enable register. After subsleep mode is cleared, a transition is made to active mode when the LSON bit in SYSCR2 is 0, and a transition is made to subactive mode when the bit is 1.

When the  $\overline{\text{RES}}$  pin goes low, the system clock pulse generator starts. Since system clock signals are supplied to the entire chip as soon as the system clock pulse generator starts functioning, the  $\overline{\text{RES}}$  pin must be kept low until the pulse generator output stabilizes. After the pulse generator output has stabilized, the CPU starts reset exception handling if the  $\overline{\text{RES}}$  pin is driven high.





#### 6.2.4 Subactive Mode

The operating frequency of subactive mode is selected from  $\phi_w/2$ ,  $\phi_w/4$ , and  $\phi_w/8$  by the SA1 and SA0 bits in SYSCR2. After the SLEEP instruction is executed, the operating frequency changes to the frequency which is set before the execution. When the SLEEP instruction is executed in subactive mode, a transition to sleep mode, subsleep mode, standby mode, active mode, or subactive mode is made, depending on the combination of SYSCR1 and SYSCR2. When the  $\overline{\text{RES}}$  pin goes low, the system clock pulse generator starts. Since system clock signals are supplied to the entire chip as soon as the system clock pulse generator starts functioning, the  $\overline{\text{RES}}$  pin must be kept low until the pulse generator output stabilizes. After the pulse generator output has stabilized, the CPU starts reset exception handling if the  $\overline{\text{RES}}$  pin is driven high.

# 6.3 Operating Frequency in Active Mode

Operation in active mode is clocked at the frequency designated by the MA2, MA1, and MA0 bits in SYSCR2. The operating frequency changes to the set frequency after SLEEP instruction execution.

# 6.4 Direct Transition

The CPU can execute programs in two modes: active and subactive mode. A direct transition is a transition between these two modes without stopping program execution. A direct transition can be made by executing a SLEEP instruction while the DTON bit in SYSCR2 is set to 1. The direct transition also enables operating frequency modification in active or subactive mode. After the mode transition, direct transition interrupt exception handling starts.

If the direct transition interrupt is disabled in interrupt enable register 1, a transition is made instead to sleep or subsleep mode. Note that if a direct transition is attempted while the I bit in CCR is set to 1, sleep or subsleep mode will be entered, and the resulting mode cannot be cleared by means of an interrupt.

#### 6.4.1 Direct Transition from Active Mode to Subactive Mode

The time from the start of SLEEP instruction execution to the end of interrupt exception handling (the direct transition time) is calculated by equation (1).

Direct transition time = {(number of SLEEP instruction execution states) + (number of internal processing states)} (tcyc before transition) + (number of interrupt exception handling states) (tsubcyc after transition) (1)

#### Example

Direct transition time =  $(2 + 1) \times \text{tosc} + 14 \times 8\text{tw} = 3\text{tosc} + 112\text{tw}$ (when the CPU operating clock of  $\phi_{\text{osc}} \rightarrow \phi_w/8$  is selected) Rev. 4.00, 03/04, page 82 of 400



#### Legend

tosc: OSC clock cycle time tw: watch clock cycle time tcyc: system clock ( $\phi$ ) cycle time tsubcyc: subclock ( $\phi_{sub}$ ) cycle time

#### 6.4.2 Direct Transition from Subactive Mode to Active Mode

The time from the start of SLEEP instruction execution to the end of interrupt exception handling (the direct transition time) is calculated by equation (2).

Direct transition time = {(number of SLEEP instruction execution states) + (number of internal processing states)}  $\times$  (tsubcyc before transition) + {(waiting time set in bits STS2 to STS0) + (number of interrupt exception handling states)}  $\times$  (tcyc after transition) (2)

#### Example

Direct transition time =  $(2 + 1) \times 8tw + (8192 + 14) \times tosc = 24tw + 8206tosc$ (when the CPU operating clock of  $\phi_w/8 \rightarrow \phi_{osc}$  and a waiting time of 8192 states are selected)

#### Legend

tosc: OSC clock cycle time tw: watch clock cycle time tcyc: system clock ( $\phi$ ) cycle time tsubcyc: subclock ( $\phi_{SUE}$ ) cycle time

# 6.5 Module Standby Function

The module-standby function can be set to any peripheral module. In module standby mode, the clock supply to modules stops to enter the power-down mode. Module standby mode enables each on-chip peripheral module to enter the standby state by setting a bit that corresponds to each module to 1 and cancels the mode by clearing the bit to 0.



Rev. 4.00, 03/04, page 84 of 400



# Section 7 ROM

The features of the 32-kbyte flash memory built into the flash memory version are summarized below.

- Programming/erase methods
  - The flash memory is programmed 128 bytes at a time. Erase is performed in single-block units. The flash memory is configured as follows: 1 kbyte × 4 blocks and 28 kbytes × 1 block. To erase the entire flash memory, each block must be erased in turn.
- Reprogramming capability
  - The flash memory can be reprogrammed up to 1,000 times.
- On-board programming
  - On-board programming/erasing can be done in boot mode, in which the boot program built into the chip is started to erase or program of the entire flash memory. In normal user program mode, individual blocks can be erased or programmed.
- Programmer mode
  - Flash memory can be programmed/erased in programmer mode using a PROM programmer, as well as in on-board programming mode.
- Automatic bit rate adjustment
  - For data transfer in boot mode, this LSI's bit rate can be automatically adjusted to match the transfer bit rate of the host.
- Programming/erasing protection
  - Sets software protection against flash memory programming/erasing.
- Power-down mode
  - Operation of the power supply circuit can be partly halted in subactive mode. As a result, flash memory can be read with low power consumption.

# 7.1 Block Configuration

Figure 7.1 shows the block configuration of 32-kbyte flash memory. The thick lines indicate erasing units, the narrow lines indicate programming units, and the values are addresses. The flash memory is divided into 1 kbyte  $\times$  4 blocks and 28 kbytes  $\times$  1 block. Erasing is performed in these units. Programming is performed in 128-byte units starting from an address with lower eight bits H'00 or H'80.

I	1.110.005	1.110.001			
	H'0000	H'0001	H'0002	← Programming unit: 128 bytes →	H'007F
Erase unit	H'0080	H'0081	H'0082		H'00FF
1kbyte		1			1
		1 1			1 1 1
	H'0380	H'0381	H'0382		H'03FF
	H'0400	H'0401	H'0402	🗲 Programming unit: 128 bytes 🔶	H'047F
Erase unit	H'0480	H'0481	H'0481		H'04FF
1kbyte					
	H'0780	H'0781	H'0782		H'07FF
	H'0800	H'0801	H'0802	🖛 Programming unit: 128 bytes 🔶	H'087F
Erase unit	H'0880	H'0881	H'0882		H'08FF
1kbyte					
					1 1 1
	H'0B80	H'0B81	H'0B82		H'0BFF
	H'0C00	H'0C01	H'0C02	🖛 Programming unit: 128 bytes 🔶	H'0C7F
Erase unit	H'0C80	H'0C81	H'0C82		H'0CFF
1kbyte					1
		1			1
	H'0F80	H'0F81	H'0F82		H'0FFF
	H'1000	H'1001	H'1002	← Programming unit: 128 bytes →	H'107F
Erase unit	H'1080	H'1081	H'1082		H'10FF
28 kbytes		1			1
		1   			1
		1 1			1
	H'7F80	H'7F81	H'7F82		H'7FFF

Figure 7.1 Flash Memory Block Configuration

# 7.2 **Register Descriptions**

The flash memory has the following registers.

- Flash memory control register 1 (FLMCR1)
- Flash memory control register 2 (FLMCR2)
- Erase block register 1 (EBR1)
- Flash memory power control register (FLPWCR)
- Flash memory enable register (FENR)

Rev. 4.00, 03/04, page 86 of 400



#### 7.2.1 Flash Memory Control Register 1 (FLMCR1)

FLMCR1 is a register that makes the flash memory change to program mode, program-verify mode, erase mode, or erase-verify mode. For details on register setting, refer to section 7.4, Flash Memory Programming/Erasing.

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	_	Reserved
				This bit is always read as 0.
6	SWE	0	R/W	Software Write Enable
				When this bit is set to 1, flash memory programming/erasing is enabled. When this bit is cleared to 0, other FLMCR1 register bits and all EBR1 bits cannot be set.
5	ESU	0	R/W	Erase Setup
				When this bit is set to 1, the flash memory changes to the erase setup state. When it is cleared to 0, the erase setup state is cancelled. Set this bit to 1 before setting the E bit to 1 in FLMCR1.
4	PSU	0	R/W	Program Setup
				When this bit is set to 1, the flash memory changes to the program setup state. When it is cleared to 0, the program setup state is cancelled. Set this bit to 1 before setting the P bit in FLMCR1.
3	EV	0	R/W	Erase-Verify
				When this bit is set to 1, the flash memory changes to erase-verify mode. When it is cleared to 0, erase-verify mode is cancelled.
2	PV	0	R/W	Program-Verify
				When this bit is set to 1, the flash memory changes to program-verify mode. When it is cleared to 0, program-verify mode is cancelled.
1	Е	0	R/W	Erase
				When this bit is set to 1, and while the SWE=1 and ESU=1 bits are 1, the flash memory changes to erase mode. When it is cleared to 0, erase mode is cancelled.
0	Р	0	R/W	Program
				When this bit is set to 1, and while the SWE=1 and PSU=1 bits are 1, the flash memory changes to program mode. When it is cleared to 0, program mode is cancelled.



#### 7.2.2 Flash Memory Control Register 2 (FLMCR2)

FLMCR2 is a register that displays the state of flash memory programming/erasing. FLMCR2 is a read-only register, and should not be written to.

Bit	Bit Name	Initial Value	R/W	Description
7	FLER	0	R	Flash Memory Error
				Indicates that an error has occurred during an operation on flash memory (programming or erasing). When FLER is set to 1, flash memory goes to the error-protection state.
				See 7.5.3, Error Protection, for details.
6 to 0	_	All 0	_	Reserved
				These bits are always read as 0.

#### 7.2.3 Erase Block Register 1 (EBR1)

EBR1 specifies the flash memory erase area block. EBR1 is initialized to H'00 when the SWE bit in FLMCR1 is 0. Do not set more than one bit at a time, as this will cause all the bits in EBR1 to be automatically cleared to 0.

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	_	All 0		Reserved
				These bits are always read as 0.
4	EB4	0	R/W	When this bit is set to 1, 28 kbytes of H'1000 to H'7FFF will be erased.
3	EB3	0	R/W	When this bit is set to 1, 1 kbyte of H'0C00 to H'0FFF will be erased.
2	EB2	0	R/W	When this bit is set to 1, 1 kbyte of H'0800 to H'0BFF will be erased.
1	EB1	0	R/W	When this bit is set to 1, 1 kbyte of H'0400 to H'07FF will be erased.
0	EB0	0	R/W	When this bit is set to 1, 1 kbyte of H'0000 to H'03FF will be erased.

#### 7.2.4 Flash Memory Power Control Register (FLPWCR)

FLPWCR enables or disables a transition to the flash memory power-down mode when the LSI switches to subactive mode. There are two modes: mode in which operation of the power supply circuit of flash memory is partly halted in power-down mode and flash memory can be read, and mode in which even if a transition is made to subactive mode, operation of the power supply circuit of flash memory is retained and flash memory can be read.

Bit	Bit Name	Initial Value	R/W	Description
7	PDWND	0	R/W	Power-Down Disable
				When this bit is 0 and a transition is made to subactive mode, the flash memory enters the power-down mode. When this bit is 1, the flash memory remains in the normal mode even after a transition is made to subactive mode.
6 to 0		All 0	_	Reserved
				These bits are always read as 0.

#### 7.2.5 Flash Memory Enable Register (FENR)

Bit 7 (FLSHE) in FENR enables or disables the CPU access to the flash memory control registers, FLMCR1, FLMCR2, EBR1, and FLPWCR.

Bit	Bit Name	Initial Value	R/W	Description
7	FLSHE	0	R/W	Flash Memory Control Register Enable
				Flash memory control registers can be accessed when this bit is set to 1. Flash memory control registers cannot be accessed when this bit is set to 0.
6 to 0	_	All 0		Reserved
				These bits are always read as 0.

# 7.3 On-Board Programming Modes

There are two modes for programming/erasing of the flash memory; boot mode, which enables onboard programming/erasing, and programmer mode, in which programming/erasing is performed with a PROM programmer. On-board programming/erasing can also be performed in user program mode. At reset-start in reset mode, the group of HD64F3694 changes to a mode depending on the TEST pin settings, NMI pin settings, and input level of each port, as shown in table 7.1. The input level of each pin must be defined four states before the reset ends.

When changing to boot mode, the boot program built into this LSI is initiated. The boot program transfers the programming control program from the externally-connected host to on-chip RAM via SCI3. After erasing the entire flash memory, the programming control program is executed. This can be used for programming initial values in the on-board state or for a forcible return when programming/erasing can no longer be done in user program mode. In user program mode, individual blocks can be erased and programmed by branching to the user program/erase control program prepared by the user.

TEST	NMI	P85	PB0	PB1	PB2	LSI State after Reset End
0	1	Х	Х	Х	Х	User Mode
0	0	1	Х	Х	Х	Boot Mode
1	Х	Х	0	0	0	Programmer Mode

Legend: X : Don't care.

### 7.3.1 Boot Mode


Table 7.2 shows the boot mode operations between reset end and branching to the programming control program.

- 1. When boot mode is used, the flash memory programming control program must be prepared in the host beforehand. Prepare a programming control program in accordance with the description in section 7.4, Flash Memory Programming/Erasing.
- 2. SCI3 should be set to asynchronous mode, and the transfer format as follows: 8-bit data, 1 stop bit, and no parity.
- 3. When the boot program is initiated, the chip measures the low-level period of asynchronous SCI communication data (H'00) transmitted continuously from the host. The chip then calculates the bit rate of transmission from the host, and adjusts the SCI3 bit rate to match that of the host. The reset should end with the RxD pin high. The RxD and TxD pins should be pulled up on the board if necessary. After the reset is complete, it takes approximately 100 states before the chip is ready to measure the low-level period.

Rev. 4.00, 03/04, page 90 of 400

- 4. After matching the bit rates, the chip transmits one H'00 byte to the host to indicate the completion of bit rate adjustment. The host should confirm that this adjustment end indication (H'00) has been received normally, and transmit one H'55 byte to the chip. If reception could not be performed normally, initiate boot mode again by a reset. Depending on the host's transfer bit rate and system clock frequency of this LSI, there will be a discrepancy between the bit rates of the host and the chip. To operate the SCI properly, set the host's transfer bit rate and system clock frequency of this LSI within the ranges listed in table 7.3.
- 5. In boot mode, a part of the on-chip RAM area is used by the boot program. The area H'F780 to H'FEEF is the area to which the programming control program is transferred from the host. The boot program area cannot be used until the execution state in boot mode switches to the programming control program.
- 6. Before branching to the programming control program, the chip terminates transfer operations by SCI3 (by clearing the RE and TE bits in SCR to 0), however the adjusted bit rate value remains set in BRR. Therefore, the programming control program can still use it for transfer of write data or verify data with the host. The TxD pin is high (PCR22 = 1, P22 = 1). The contents of the CPU general registers are undefined immediately after branching to the programming control program. These registers must be initialized at the beginning of the programming control program, as the stack pointer (SP), in particular, is used implicitly in subroutine calls, etc.
- 7. Boot mode can be cleared by a reset. End the reset after driving the reset pin low, waiting at least 20 states, and then setting the  $\overline{\text{NMI}}$  pin. Boot mode is also cleared when a WDT overflow occurs.
- 8. Do not change the TEST pin and  $\overline{\text{NMI}}$  pin input levels in boot mode.





RENESAS

#### Table 7.2 Boot Mode Operation

Rev. 4.00, 03/04, page 92 of 400

Host Bit Rate	System Clock Frequency Range of LSI
19,200 bps	16 to 20 MHz
9,600 bps	8 to 16 MHz
4,800 bps	4 to 16 MHz
2,400 bps	2 to 16 MHz

# Table 7.3 System Clock Frequencies for which Automatic Adjustment of LSI Bit Rate is Possible

#### 7.3.2 Programming/Erasing in User Program Mode

On-board programming/erasing of an individual flash memory block can also be performed in user program mode by branching to a user program/erase control program. The user must set branching conditions and provide on-board means of supplying programming data. The flash memory must contain the user program/erase control program or a program that provides the user program/erase control program from external memory. As the flash memory itself cannot be read during programming/erasing, transfer the user program/erase control program to on-chip RAM, as in boot mode. Figure 7.2 shows a sample procedure for programming/erasing in user program mode. Prepare a user program/erase control program in accordance with the description in section 7.4, Flash Memory Programming/Erasing.




Figure 7.2 Programming/Erasing Flowchart Example in User Program Mode

# 7.4 Flash Memory Programming/Erasing

A software method using the CPU is employed to program and erase flash memory in the onboard programming modes. Depending on the FLMCR1 setting, the flash memory operates in one of the following four modes: Program mode, program-verify mode, erase mode, and erase-verify mode. The programming control program in boot mode and the user program/erase control program in user program mode use these operating modes in combination to perform programming/erasing. Flash memory programming and erasing should be performed in accordance with the descriptions in section 7.4.1, Program/Program-Verify and section 7.4.2, Erase/Erase-Verify, respectively.

#### 7.4.1 Program/Program-Verify

When writing data or programs to the flash memory, the program/program-verify flowchart shown in figure 7.3 should be followed. Performing programming operations according to this flowchart will enable data or programs to be written to the flash memory without subjecting the chip to voltage stress or sacrificing program data reliability.

- 1. Programming must be done to an empty address. Do not reprogram an address to which programming has already been performed.
- 2. Programming should be carried out 128 bytes at a time. A 128-byte data transfer must be performed even if writing fewer than 128 bytes. In this case, H'FF data must be written to the extra addresses.
- 3. Prepare the following data storage areas in RAM: A 128-byte programming data area, a 128byte reprogramming data area, and a 128-byte additional-programming data area. Perform reprogramming data computation according to table 7.4, and additional programming data computation according to table 7.5.
- 4. Consecutively transfer 128 bytes of data in byte units from the reprogramming data area or additional-programming data area to the flash memory. The program address and 128-byte data are latched in the flash memory. The lower 8 bits of the start address in the flash memory destination area must be H'00 or H'80.
- 5. The time during which the P bit is set to 1 is the programming time. Table 7.6 shows the allowable programming times.
- 6. The watchdog timer (WDT) is set to prevent overprogramming due to program runaway, etc. An overflow cycle of approximately 6.6 ms is allowed.
- 7. For a dummy write to a verify address, write 1-byte data H'FF to an address whose lower 2 bits are B'00. Verify data can be read in words or in longwords from the address to which a dummy write was performed.
- 8. The maximum number of repetitions of the program/program-verify sequence of the same bit is 1,000.

Rev. 4.00, 03/04, page 94 of 400





Figure 7.3 Program/Program-Verify Flowchart



Verify Data	Reprogram Data	Comments
0	1	Programming completed
1	0	Reprogram bit
0	1	_
1	1	Remains in erased state
	Verify Data           0           1           0           1           1	Verify Data         Reprogram Data           0         1           1         0           0         1           1         1           1         1           1         1

#### Table 7.4 Reprogram Data Computation Table

#### Table 7.5 Additional-Program Data Computation Table

Reprogram Data	Verify Data	Additional-Program Data	Comments
0	0	0	Additional-program bit
0	1	1	No additional programming
1	0	1	No additional programming
1	1	1	No additional programming

#### Table 7.6Programming Time

n (Number of Writes)	Programming Time	In Additional Programming	Comments	
1 to 6	30	10		
7 to 1,000	200	—		

Note: Time shown in  $\mu$ s.

#### 7.4.2 Erase/Erase-Verify

When erasing flash memory, the erase/erase-verify flowchart shown in figure 7.4 should be followed.

- 1. Prewriting (setting erase block data to all 0s) is not necessary.
- 2. Erasing is performed in block units. Make only a single-bit specification in the erase block register (EBR1). To erase multiple blocks, each block must be erased in turn.
- 3. The time during which the E bit is set to 1 is the flash memory erase time.
- 4. The watchdog timer (WDT) is set to prevent overerasing due to program runaway, etc. An overflow cycle of approximately 19.8 ms is allowed.
- 5. For a dummy write to a verify address, write 1-byte data H'FF to an address whose lower two bits are B'00. Verify data can be read in longwords from the address to which a dummy write was performed.

Rev. 4.00, 03/04, page 96 of 400

6. If the read data is not erased successfully, set erase mode again, and repeat the erase/erase-verify sequence as before. The maximum number of repetitions of the erase/erase-verify sequence is 100.

#### 7.4.3 Interrupt Handling when Programming/Erasing Flash Memory

All interrupts, including the NMI interrupt, are disabled while flash memory is being programmed or erased, or while the boot program is executing, for the following three reasons:

- 1. Interrupt during programming/erasing may cause a violation of the programming or erasing algorithm, with the result that normal operation cannot be assured.
- 2. If interrupt exception handling starts before the vector address is written or during programming/erasing, a correct vector cannot be fetched and the CPU malfunctions.
- 3. If an interrupt occurs during boot program execution, normal boot mode sequence cannot be carried out.






Figure 7.4 Erase/Erase-Verify Flowchart

Rev. 4.00, 03/04, page 98 of 400

# 7.5 Program/Erase Protection

There are three kinds of flash memory program/erase protection; hardware protection, software protection, and error protection.

#### 7.5.1 Hardware Protection

Hardware protection refers to a state in which programming/erasing of flash memory is forcibly disabled or aborted because of a transition to reset, subactive mode, subsleep mode, or standby mode. Flash memory control register 1 (FLMCR1), flash memory control register 2 (FLMCR2), and erase block register 1 (EBR1) are initialized. In a reset via the  $\overline{\text{RES}}$  pin, the reset state is not entered unless the  $\overline{\text{RES}}$  pin is held low until oscillation stabilizes after powering on. In the case of a reset during operation, hold the  $\overline{\text{RES}}$  pin low for the  $\overline{\text{RES}}$  pulse width specified in the AC Characteristics section.

#### 7.5.2 Software Protection

Software protection can be implemented against programming/erasing of all flash memory blocks by clearing the SWE bit in FLMCR1. When software protection is in effect, setting the P or E bit in FLMCR1 does not cause a transition to program mode or erase mode. By setting the erase block register 1 (EBR1), erase protection can be set for individual blocks. When EBR1 is set to H'00, erase protection is set for all blocks.

### 7.5.3 Error Protection

In error protection, an error is detected when CPU runaway occurs during flash memory programming/erasing, or operation is not performed in accordance with the program/erase algorithm, and the program/erase operation is aborted. Aborting the program/erase operation prevents damage to the flash memory due to overprogramming or overerasing.

When the following errors are detected during programming/erasing of flash memory, the FLER bit in FLMCR2 is set to 1, and the error protection state is entered.

- When the flash memory of the relevant address area is read during programming/erasing (including vector read and instruction fetch)
- Immediately after exception handling excluding a reset during programming/erasing
- When a SLEEP instruction is executed during programming/erasing

The FLMCR1, FLMCR2, and EBR1 settings are retained, however program mode or erase mode is aborted at the point at which the error occurred. Program mode or erase mode cannot be reentered by re-setting the P or E bit. However, PV and EV bit setting is enabled, and a transition can be made to verify mode. Error protection can be cleared only by a reset.

Rev. 4.00, 03/04, page 99 of 400



# 7.6 Programmer Mode

In programmer mode, a PROM programmer can be used to perform programming/erasing via a socket adapter, just as a discrete flash memory. Use a PROM programmer that supports the MCU device type with the on-chip 64-kbyte flash memory (FZTAT64V5).

# 7.7 Power-Down States for Flash Memory

In user mode, the flash memory will operate in either of the following states:

• Normal operating mode

The flash memory can be read and written to at high speed.

• Power-down operating mode

The power supply circuit of flash memory can be partly halted. As a result, flash memory can be read with low power consumption.

• Standby mode

All flash memory circuits are halted.

Table 7.7 shows the correspondence between the operating modes of this LSI and the flash memory. In subactive mode, the flash memory can be set to operate in power-down mode with the PDWND bit in FLPWCR. When the flash memory returns to its normal operating state from power-down mode or standby mode, a period to stabilize operation of the power supply circuits that were stopped is needed. When the flash memory returns to its normal operating state, bits STS2 to STS0 in SYSCR1 must be set to provide a wait time of at least 20 µs, even when the external clock is being used.

	Flash Mem	Flash Memory Operating State			
LSI Operating State	PDWND = 0 (Initial value)	PDWND = 1			
Active mode	Normal operating mode	Normal operating mode			
Subactive mode	Power-down mode	Normal operating mode			
Sleep mode	Normal operating mode	Normal operating mode			
Subsleep mode	Standby mode	Standby mode			
Standby mode	Standby mode	Standby mode			

#### Table 7.7 Flash Memory Operating States



# Section 8 RAM

This LSI has an on-chip high-speed static RAM. The RAM is connected to the CPU by a 16-bit data bus, enabling two-state access by the CPU to both byte data and word data.

Product Classification		RAM Size	RAM Address	
Flash mem (F-ZTAT <sup>™</sup>	ory version version)	H8/3694F	2 kbytes	H'F780 to H'FF7F*
Mask-ROM	version	H8/3694	1 kbyte	H'FB80 to H'FF7F
		H8/3693	1 kbyte	H'FB80 to H'FF7F
		H8/3692	512 kbytes	H'FD80 to H'FF7F
		H8/3691	512 kbytes	H'FD80 to H'FF7F
		H8/3690	512 kbytes	H'FD80 to H'FF7F
EEPROM stacked version	Flash memory version	H8/3694N	2 kbytes	H'F780 to H'FF7F*
	Mask-ROM version	_	1 kbyte	H'FB80 to H'FF7F

RENESAS

Note: \* When the E10T or the E7 is used, area H'F780 to H'FB7F must not be accessed.

Rev. 4.00, 03/04, page 102 of 400



# Section 9 I/O Ports

The group of this LSI has twenty-nine general I/O ports (twenty-seven general I/O ports in the H8/3694N) and eight general input-only ports. Port 8 is a large current port, which can drive 20 mA ( $@V_{oL} = 1.5 V$ ) when a low level signal is output. Any of these ports can become an input port immediately after a reset. They can also be used as I/O pins of the on-chip peripheral modules or external interrupt input pins, and these functions can be switched depending on the register settings. The registers for selecting these functions can be divided into two types: those included in I/O ports and those included in each on-chip peripheral module. General I/O ports are comprised of the port control register for controlling inputs/outputs and the port data register for storing output data and can select inputs/outputs in bit units. For functions in each port, see appendix B.1, I/O Port Block Diagrams. For the execution of bit manipulation instructions to the port control register and port data register, see section 2.8.3, Bit Manipulation Instruction.

#### 9.1 Port 1

Port 1 is a general I/O port also functioning as IRQ interrupt input pins, a timer A output pin, and a timer V input pin. Figure 9.1 shows its pin configuration.




Figure 9.1 Port 1 Pin Configuration

RENESAS

Port 1 has the following registers.

- Port mode register 1 (PMR1)
- Port control register 1 (PCR1)
- Port data register 1 (PDR1)
- Port pull-up control register 1 (PUCR1)

Rev. 4.00, 03/04, page 103 of 400

# 9.1.1 Port Mode Register 1 (PMR1)

PMR1 switches the functions of pins in port 1 and port 2.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	IRQ3	0	R/W	P17/IRQ3/TRGV Pin Function Switch
				This bit selects whether pin P17/IRQ3/TRGV is used as P17 or as IRQ3/TRGV.
				0: General I/O port
				1: IRQ3/TRGV input pin
6	IRQ2	0	R/W	P16/IRQ2 Pin Function Switch
				This bit selects whether pin P16/IRQ2 is used as P16 or as IRQ2.
				0: General I/O port
				1: IRQ2 input pin
5	IRQ1	0	R/W	P15/IRQ1 Pin Function Switch
				This bit selects whether pin P15/IRQ1 is used as P15 or as IRQ1.
				0: General I/O port
				1: IRQ1 input pin
4	IRQ0	0	R/W	P14/IRQ0 Pin Function Switch
				This bit selects whether pin P14/ $\overline{IRQ0}$ is used as P14 or as $\overline{IRQ0}$ .
				0: General I/O port
				1: IRQ0 input pin
3, 2	_	All 1		Reserved
				These bits are always read as 1.
1	TXD	0	R/W	P22/TXD Pin Function Switch
				This bit selects whether pin P22/TXD is used as P22 or as TXD.
				0: General I/O port
				1: TXD output pin
0	TMOW	0	R/W	P10/TMOW Pin Function Switch
				This bit selects whether pin P10/TMOW is used as P10 or as TMOW.
				0: General I/O port
				1: TMOW output pin

#### 9.1.2 Port Control Register 1 (PCR1)

Bit	Bit Name	Initial Value	R/W	Description
	Dit Maille	value	11/14	Description
7	PCR17	0	W	When the corresponding pin is designated in PMR1 as a
6	PCR16	0	W	general I/O pin, setting a PCR1 bit to 1 makes the corresponding pin an output port, while clearing the bit to
5	PCR15	0	W	0 makes the pin an input port.
4	PCR14	0	W	Bit 3 is a reserved bit.
3	_	—	_	
2	PCR12	0	W	
1	PCR11	0	W	
0	PCR10	0	W	

PCR1 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 1.

#### 9.1.3 Port Data Register 1 (PDR1)

PDR1 is a general I/O port data register of port 1.

Bit	Bit Name	Initial Value	R/W	Description
7	P17	0	R/W	PDR1 stores output data for port 1 pins.
6	P16	0	R/W	If PDR1 is read while PCR1 bits are set to 1, the value
5	P15	0	R/W	stored in PDR1 are read. If PDR1 is read while PCR1 bits
4	P14	0	R/W	are cleared to 0, the pin states are read regardless of the value stored in PDR1.
3	—	1	—	Bit 3 is a reserved bit. This bit is always read as 1.
2	P12	0	R/W	
1	P11	0	R/W	
0	P10	0	R/W	

#### 9.1.4 Port Pull-Up Control Register 1 (PUCR1)

		Initial		
Bit	Bit Name	Value	R/W	Description
7	PUCR17	0	R/W	Only bits for which PCR1 is cleared are valid. The pull-up
6	PUCR16	0	R/W	MOS of P17 to P14 and P12 to P10 pins enter the on- state when these bits are set to 1, while they enter the
5	PUCR15	0	R/W	off-state when these bits are cleared to 0.
4	PUCR14	0	R/W	Bit 3 is a reserved bit. This bit is always read as 1.
3	—	1	—	
2	PUCR12	0	R/W	
1	PUCR11	0	R/W	
0	PUCR10	0	R/W	

PUCR1 controls the pull-up MOS in bit units of the pins set as the input ports.

#### 9.1.5 Pin Functions

The correspondence between the register specification and the port functions is shown below.

### P17/IRQ3/TRGV pin

Register	PMR1	PCR1	
Bit Name	IRQ3	PCR17	Pin Function
Setting value	0	0	P17 input pin
		1	P17 output pin
	1	Х	IRQ3 input/TRGV input pin

Legend X: Don't care.

### P16/IRQ2 pin

Register	PMR1	PCR1	
Bit Name	IRQ2	PCR16	Pin Function
Setting value	0	0	P16 input pin
		1	P16 output pin
	1	Х	IRQ2 input pin

Legend X: Don't care.



# P15/IRQ1 pin

PMR1	PCR1	
IRQ1	PCR15	Pin Function
0	0	P15 input pin
	1	P15 output pin
1	Х	IRQ1 input pin
	IRQ1	IRQ1         PCR15           0         0           1

Legend X: Don't care.

# P14/IRQ0 pin

Register	PMR1	PCR1	
Bit Name	IRQ0	PCR14	Pin Function
Setting value	0	0	P14 input pin
		1	P14 output pin
	1	Х	IRQ0 input pin

Legend X: Don't care.

## P12 pin

Register	PCR1		
Bit Name	PCR12	Pin Function	
Setting value	0	P12 input pin	
	1	P12 output pin	

# P11 pin

Register	PCR1		
Bit Name	ne PCR11 F	Pin Function	
Setting value	0	P11 input pin	
	1	P11 output pin	

#### P10/TMOW pin

Register	PMR1	PCR1		
Bit Name TMOW		PCR10	Pin Function	
Setting value	• 0	0	P10 input pin	
		1	P10 output pin	
	1	Х	TMOW output pin	

Legend X: Don't care.

# 9.2 Port 2

Port 2 is a general I/O port also functioning as a SCI3 I/O pin. Each pin of the port 2 is shown in figure 9.2. The register settings of PMR1 and SCI3 have priority for functions of the pins for both uses.




Figure 9.2 Port 2 Pin Configuration

Port 2 has the following registers.

- Port control register 2 (PCR2)
- Port data register 2 (PDR2)



#### 9.2.1 Port Control Register 2 (PCR2)

Bit	Bit Name	Initial Value	R/W	Description
7 to 3	_	_	_	Reserved
2	PCR22	0	W	When each of the port 2 pins P22 to P20 functions as an
1	PCR21	0	W	general I/O port, setting a PCR2 bit to 1 makes the corresponding pin an output port, while clearing the bit to
0	PCR20	0	W	0 makes the pin an input port.

PCR2 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 2.

#### 9.2.2 Port Data Register 2 (PDR2)

PDR2 is a general I/O port data register of port 2.

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 3	_	All 1	—	Reserved
				These bits are always read as 1.
2	P22	0	R/W	PDR2 stores output data for port 2 pins.
1	P21	0	R/W	If PDR2 is read while PCR2 bits are set to 1, the value
0	P20	0	R/W	stored in PDR2 is read. If PDR2 is read while PCR2 bits are cleared to 0, the pin states are read regardless of the value stored in PDR2.

#### 9.2.3 **Pin Functions**

The correspondence between the register specification and the port functions is shown below.

#### P22/TXD pin

Register	PMR1	PCR2	
Bit Name	TXD	PCR22	Pin Function
Setting Value 0		0	P22 input pin
		1	P22 output pin
	1	Х	TXD output pin

RENESAS

Legend X: Don't care.

#### P21/RXD pin

Register	SCR3	PCR2	
Bit Name	RE	PCR21	Pin Function
Setting Value	e 0	0	P21 input pin
		1	P21 output pin
	1	Х	RXD input pin

Legend X: Don't care.

#### P20/SCK3 pin

Register	SCR3		SMR	PCR2	
Bit Name	CKE1	CKE0	COM	PCR20	Pin Function
Setting Value	0	0	0	0	P20 input pin
				1	P20 output pin
	0	0	1	Х	SCK3 output pin
	0	1	Х	Х	SCK3 output pin
	1	Х	Х	Х	SCK3 input pin

Legend X: Don't care.



# 9.3 Port 5

Port 5 is a general I/O port also functioning as an I<sup>2</sup>C bus interface I/O pin, an A/D trigger input pin, wakeup interrupt input pin. Each pin of the port 5 is shown in figure 9.3. The register setting of the I<sup>2</sup>C bus interface register has priority for functions of the pins P57/SCL and P56/SDA. Since the output buffer for pins P56 and P57 has the NMOS push-pull structure, it differs from an output buffer with the CMOS structure in the high-level output characteristics (see section 21, Electrical Characteristics).




Figure 9.3 Port 5 Pin Configuration

Port 5 has the following registers.

- Port mode register 5 (PMR5)
- Port control register 5 (PCR5)
- Port data register 5 (PDR5)
- Port pull-up control register 5 (PUCR5)



# 9.3.1 Port Mode Register 5 (PMR5)

PMR5 switches the functions of pins in port 5.

		Initial		
Bit	Bit Name	Value	R/W	Description
7, 6		All 0	—	Reserved
				These bits are always read as 0.
5	WKP5	0	R/W	P55/WKP5/ADTRG Pin Function Switch
				Selects whether pin P55/WKP5/ADTRG is used as P55 or as WKP5/ADTRG input.
				0: General I/O port
				1: WKP5/ADTRG input pin
4	WKP4	0	R/W	P54/WKP4 Pin Function Switch
				Selects whether pin P54/ $\overline{\text{WKP4}}$ is used as P54 or as $\overline{\text{WKP4}}$ .
				0: General I/O port
				1: WKP4 input pin
3	WKP3	0	R/W	P53/WKP3 Pin Function Switch
				Selects whether pin P53/WKP3 is used as P53 or as WKP3.
				0: General I/O port
				1: WKP3 input pin
2	WKP2	0	R/W	P52/WKP2 Pin Function Switch
				Selects whether pin P52/ $\overline{\text{WKP2}}$ is used as P52 or as $\overline{\text{WKP2}}$ .
				0: General I/O port
				1: WKP2 input pin
1	WKP1	0	R/W	P51/WKP1 Pin Function Switch
				Selects whether pin P51/ $\overline{\text{WKP1}}$ is used as P51 or as $\overline{\text{WKP1}}$ .
				0: General I/O port
				1: WKP1 input pin
0	WKP0	0	R/W	P50/WKP0 Pin Function Switch
				Selects whether pin P50/WKP0 is used as P50 or as WKP0.
				0: General I/O port
				1: WKP0 input pin

#### 9.3.2 Port Control Register 5 (PCR5)

PCR5 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 5.

Bit	Bit Name	Initial Value	R/W	Description
7	PCR57	0	W	When each of the port 5 pins P57 to P50 functions as an
6	PCR56	0	W	general I/O port, setting a PCR5 bit to 1 makes the corresponding pin an output port, while clearing the bit 0 makes the pin an input port.
5	PCR55	0	W	
4	PCR54	0	W	Note: The PCR57 and PCR56 bits should not be set to 1
3	PCR53	0	W	in the H8/3694N.
2	PCR52	0	W	
1	PCR51	0	W	
0	PCR50	0	W	

#### 9.3.3 Port Data Register 5 (PDR5)

PDR5 is a general I/O port data register of port 5.

Bit	Bit Name	Initial Value	R/W	Description
7	P57	0	R/W	Stores output data for port 5 pins.
6	P56	0	R/W If PDR5 is read while PCR5 bits are set to 1, the value	
5	P55	0	R/W	stored in PDR5 are read. If PDR5 is read while PCR5 bits are cleared to 0, the pin states are read regardless of the
4	P54	0	R/W	value stored in PDR5.
3	P53	0	R/W	Note: The P57 and P56 bits should not be set to 1 in the
2	P52	0	R/W	H8/3694N.
1	P51	0	R/W	
0	P50	0	R/W	

#### 9.3.4 Port Pull-Up Control Register 5 (PUCR5)

Bit	Bit Name	Initial Value	R/W	Description
7, 6		All 0	_	Reserved
				These bits are always read as 0.
5	PUCR55	0	R/W	Only bits for which PCR5 is cleared are valid. The pull-up
4	PUCR54	0	R/W	MOS of the corresponding pins enter the on-state when these bits are set to 1, while they enter the off-state when
3	PUCR53	0	R/W	these bits are cleared to 0.
2	PUCR52	0	R/W	
1	PUCR51	0	R/W	
0	PUCR50	0	R/W	

PUCR5 controls the pull-up MOS in bit units of the pins set as the input ports.

#### 9.3.5 Pin Functions

The correspondence between the register specification and the port functions is shown below.

#### P57/SCL pin

Register	ICCR1	PCR5	
Bit Name	ICE	PCR57	Pin Function
Setting Value	e 0	0	P57 input pin
		1	P57 output pin
	1	Х	SCL I/O pin

Legend X: Don't care.

SCL performs the NMOS open-drain output, that enables a direct bus drive.

#### P56/SDA pin

Register	ICCR1	PCR5	Pin Function
Bit Name	ICE	PCR56	
Setting Value 0		0	P56 input pin
		1	P56 output pin
	1	Х	SDA I/O pin

Legend X: Don't care.



SDA performs the NMOS open-drain output, that enables a direct bus drive.

# P55/WKP5/ADTRG pin

Register	PMR5	PCR5	
Bit Name	WKP5	PCR55	Pin Function
Setting Value	e 0	0	P55 input pin
		1	P55 output pin
	1	Х	WKP5/ADTRG input pin

Legend X: Don't care.

### P54/WKP4 pin

Register	PMR5	PCR5	Pin Function
Bit Name	WKP4	PCR54	
Setting Value 0		0	P54 input pin
		1	P54 output pin
	1	Х	WKP4 input pin

Legend X: Don't care.

# P53/WKP3 pin

Register	PMR5	PCR5	
Bit Name	WKP3	PCR53	Pin Function
Setting Value 0		0	P53 input pin
		1	P53 output pin
	1	Х	WKP3 input pin

Legend X: Don't care.

# P52/WKP2 pin

Register	PMR5	PCR5	Pin Function
Bit Name	WKP2	PCR52	
Setting Value 0		0	P52 input pin
		1	P52 output pin
	1	Х	WKP2 input pin

Legend X: Don't care.

#### P51/WKP1 pin

Register	PMR5	PCR5	
Bit Name	WKP1	PCR51	Pin Function
Setting Value 0		0	P51 input pin
		1	P51 output pin
	1	Х	WKP1 input pin

Legend X: Don't care.


#### P50/WKP0 pin

Register PMR5		PCR5	
Bit Name	WKP0	KP0 PCR50	Pin Function
Setting Valu	e 0	0	P50 input pin
		1	P50 output pin
	1	Х	WKP0 input pin

Legend X: Don't care.

#### 9.4 Port 7

Port 7 is a general I/O port also functioning as a timer V I/O pin. Each pin of the port 7 is shown in figure 9.4. The register setting of TCSRV in timer V has priority for functions of pin P76/TMOV. The pins, P75/TMCIV and P74/TMRIV, are also functioning as timer V input ports that are connected to the timer V regardless of the register setting of port 7.



#### Figure 9.4 Port 7 Pin Configuration

Port 7 has the following registers.

- Port control register 7 (PCR7)
- Port data register 7 (PDR7)



### 9.4.1 Port Control Register 7 (PCR7)

PCR7 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 7.

Bit	Bit Name	Initial Value	R/W	Description
7	_		_	Reserved
6	PCR76	0	W	Setting a PCR7 bit to 1 makes the corresponding pin an
5	PCR75	0	W	output port, while clearing the bit to 0 makes the pin an input port. Note that the TCSRV setting of the timer V has
4	PCR74	0	W	priority for deciding input/output direction of the P76/TMOV pin.
3 to 0				Reserved

#### 9.4.2 Port Data Register 7 (PDR7)

PDR7 is a general I/O port data register of port 7.

Bit	Bit Name	Initial Value	R/W	Description
7	_	1	_	Reserved
				This bit is always read as 1.
6	P76	0	R/W	PDR7 stores output data for port 7 pins.
5	P75	0	R/W	If PDR7 is read while PCR7 bits are set to 1, the value
4	P74	0	R/W	stored in PDR7 is read. If PDR7 is read while PCR7 bits are cleared to 0, the pin states are read regardless of the value stored in PDR7.
3 to 0		All 1		Reserved
				These bits are always read as 1.



### 9.4.3 Pin Functions

The correspondence between the register specification and the port functions is shown below.

### P76/TMOV pin

Register	TCSRV	PCR7	
Bit Name	OS3 to OS0	PCR76	Pin Function
Setting Value	0000	0	P76 input pin
		1	P76 output pin
	Other than the above values	Х	TMOV output pin

Legend X: Don't care.

#### P75/TMCIV pin


Register	PCR7	
Bit Name	PCR75	Pin Function
Setting Value	e 0	P75 input/TMCIV input pin
	1	P75 output/TMCIV input pin

### P74/TMRIV pin

Register	PCR7	
Bit Name	PCR74	Pin Function
Setting Value	e 0	P74 input/TMRIV input pin
	1	P74 output/TMRIV input pin

# 9.5 Port 8

Port 8 is a general I/O port also functioning as a timer W I/O pin. Each pin of the port 8 is shown in figure 9.5. The register setting of the timer W has priority for functions of the pins P84/FTIOD, P83/FTIOC, P82/FTIOB, and P81/FTIOA. P80/FTCI also functions as a timer W input port that is connected to the timer W regardless of the register setting of port 8.





Port 8 has the following registers.

- Port control register 8 (PCR8)
- Port data register 8 (PDR8)

#### 9.5.1 Port Control Register 8 (PCR8)

PCR8 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 8.

Bit	Bit Name	Initial Value	R/W	Description
7	PCR87	0	W	When each of the port 8 pins P87 to P80 functions as an
6	PCR86	0	W	general I/O port, setting a PCR8 bit to 1 makes the
5	PCR85	0	W	corresponding pin an output port, while clearing the bit to 0 makes the pin an input port.
4	PCR84	0	W	
3	PCR83	0	W	
2	PCR82	0	W	
1	PCR81	0	W	
0	PCR80	0	W	

### 9.5.2 Port Data Register 8 (PDR8)

Bit	Bit Name	Initial Value	R/W	Description
7	P87	0	R/W	PDR8 stores output data for port 8 pins.
6	P86	0	R/W	If PDR8 is read while PCR8 bits are set to 1, the value
5	P85	0	R/W	stored in PDR8 is read. If PDR8 is read while PCR8 bits
4	P84	0	R/W	are cleared to 0, the pin states are read regardless of the value stored in PDR8.
3	P83	0	R/W	
2	P82	0	R/W	
1	P81	0	R/W	
0	P80	0	R/W	

PDR8 is a general I/O port data register of port 8.

#### 9.5.3 Pin Functions

The correspondence between the register specification and the port functions is shown below.

### P87 pin

Register	PCR8	
Bit Name	PCR87	Pin Function
Setting Value	e 0	P87 input pin
	1	P87 output pin

#### P86 pin

Register	PCR8	
Bit Name	PCR86	Pin Function
Setting Value 0		P86 input pin
	1	P86 output pin

# P85 pin

Register	PCR8	
Bit Name	PCR85	Pin Function
Setting Value	e 0	P85 input pin
	1	P85 output pin

### P84/FTIOD pin

Register	TIOR1			PCR8	
Bit Name	IOD2	IOD1	IOD0	PCR84	Pin Function
Setting Value	e 0	0	0	0	P84 input/FTIOD input pin
				1	P84 output/FTIOD input pin
	0	0	1	Х	FTIOD output pin
	0	1	Х	Х	FTIOD output pin
	1	Х	Х	0	P84 input/FTIOD input pin
				1	P84 output/FTIOD input pin

Legend X: Don't care.

### P83/FTIOC pin

Register	TIOR1			PCR8	
Bit Name	IOC2	IOC1	IOC0	PCR83	Pin Function
Setting Value	0	0	0	0	P83 input/FTIOC input pin
				1	P83 output/FTIOC input pin
	0	0	1	Х	FTIOC output pin
	0	1	Х	Х	FTIOC output pin
	1	Х	Х	0	P83 input/FTIOC input pin
				1	P83 output/FTIOC input pin

Legend X: Don't care.

#### P82/FTIOB pin

Register	TIOR0			PCR8	
Bit Name	IOB2	IOB1	IOB0	PCR82	Pin Function
Setting Value	e 0	0	0	0	P82 input/FTIOB input pin
				1	P82 output/FTIOB input pin
	0	0	1	Х	FTIOB output pin
	0	1	Х	Х	FTIOB output pin
	1	Х	Х	0	P82 input/FTIOB input pin
				1	P82 output/FTIOB input pin

Legend X: Don't care.

#### P81/FTIOA pin

Register	TIOR0			PCR8	
Bit Name	IOA2	IOA1	IOA0	PCR81	Pin Function
Setting Value	e 0	0	0	0	P81 input/FTIOA input pin
	_			1	P81 output/FTIOA input pin
	0	0	1	Х	FTIOA output pin
	0	1	Х	Х	FTIOA output pin
	1	Х	Х	0	P81 input/FTIOA input pin
				1	P81 output/FTIOA input pin


Legend X: Don't care.

### P80/FTCI pin

Register	PCR8	
Bit Name	PCR80	Pin Function
Setting Value 0		P80 input/FTCI input pin
	1	P80 output/FTCI input pin

# 9.6 Port B

Port B is an input port also functioning as an A/D converter analog input pin. Each pin of the port B is shown in figure 9.6.





Port B has the following register.

• Port data register B (PDRB)

#### 9.6.1 Port Data Register B (PDRB)

PDRB is a general input-only port data register of port B.

Bit	Bit Name	Initial Value	R/W	Description
7	PB7	_	R	The input value of each pin is read by reading this
6	PB6	_	R	register.
5	PB5	_	R	However, if a port B pin is designated as an analog input channel by ADCSR in A/D converter, 0 is read.
4	PB4		R	channel by ADCSA in A/D converter, o is read.
3	PB3	_	R	
2	PB2	_	R	
1	PB1	_	R	
0	PB0		R	

Rev. 4.00, 03/04, page 124 of 400



# Section 10 Timer A

Timer A is an 8-bit timer with interval timing and real-time clock time-base functions. The clock time-base function is available when a 32.768kHz crystal oscillator is connected. Figure 10.1 shows a block diagram of timer A.

### 10.1 Features

- Timer A can be used as an interval timer or a clock time base.
- An interrupt is requested when the counter overflows.
- Any of eight clock signals can be output from pin TMOW: 32.768 kHz divided by 32, 16, 8, or 4 (1 kHz, 2 kHz, 4 kHz, 8 kHz), or the system clock divided by 32, 16, 8, or 4.


### **Interval Timer**

• Choice of eight internal clock sources (φ/8192, φ/4096, φ/2048, φ/512, φ/256, φ/128, φ/32, φ8)

#### **Clock Time Base**

• Choice of four overflow periods (1 s, 0.5 s, 0.25 s, 31.25 ms) when timer A is used as a clock time base (using a 32.768 kHz crystal oscillator).







# **10.2** Input/Output Pins

Table 10.1 shows the timer A input/output pin.

#### Table 10.1 Pin Configuration

Name	Abbreviatio	n I/O	Function
Clock output	TMOW	Output	Output of waveform generated by timer A output circuit

# **10.3** Register Descriptions

Timer A has the following registers.

- Timer mode register A (TMA)
- Timer counter A (TCA)

#### 10.3.1 Timer Mode Register A (TMA)

TMA selects the operating mode, the divided clock output, and the input clock.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	TMA7	0	R/W	Clock Output Select 7 to 5
6	TMA6	0	R/W	These bits select the clock output at the TMOW pin.
5	TMA5	0	R/W	000: φ/32
				001: φ/16
				010: φ/8
				011: φ/4
				100:
				101:
				110:
				111:
				For details on clock outputs, see section 10.4.3, Clock Output.
4		1		Reserved
				This bit is always read as 1.
3	TMA3	0	R/W	Internal Clock Select 3
				This bit selects the operating mode of the timer A.
				0: Functions as an interval timer to count the outputs of prescaler S.
				1: Functions as a clock-time base to count the outputs of prescaler W.



		Initial		
Bit	Bit Name	Value	R/W	Description
2	TMA2	0	R/W	Internal Clock Select 2 to 0
1	TMA1	0	R/W	These bits select the clock input to TCA when $TMA3 = 0$ .
0	TMA0	0	R/W	000: φ/8192
				001: φ/4096
				010: φ/2048
				011: φ/512
				100:
				101: φ/128
				110: φ/32
				111: φ/8
				These bits select the overflow period when TMA3 = 1 (when a 32.768 kHz crystal oscillator with is used as $\phi$ W).
				000: 1s
				001: 0.5 s
				010: 0.25 s
				011: 0.03125 s
				1XX: Both PSW and TCA are reset
	d. V. Davida an			

Legend X: Don't care.

#### 10.3.2 Timer Counter A (TCA)

TCA is an 8-bit readable up-counter, which is incremented by internal clock input. The clock source for input to this counter is selected by bits TMA3 to TMA0 in TMA. TCA values can be read by the CPU in active mode, but cannot be read in subactive mode. When TCA overflows, the IRRTA bit in interrupt request register 1 (IRR1) is set to 1. TCA is cleared by setting bits TMA3 and TMA2 in TMA to B'11. TCA is initialized to H'00.



# 10.4 Operation

### 10.4.1 Interval Timer Operation

When bit TMA3 in TMA is cleared to 0, timer A functions as an 8-bit interval timer.

Upon reset, TCA is cleared to H'00 and bit TMA3 is cleared to 0, so up-counting of timer A resume immediately as an interval timer. The clock input to timer A is selected by bits TMA2 to TMA0 in TMA; any of eight internal clock signals output by prescaler S can be selected.

After the count value in TCA reaches H'FF, the next clock signal input causes timer A to overflow, setting bit IRRTA to 1 in interrupt Flag Register 1 (IRR1). If IENTA = 1 in interrupt enable register 1 (IENR1), a CPU interrupt is requested. At overflow, TCA returns to H'00 and starts counting up again. In this mode timer A functions as an interval timer that generates an overflow output at intervals of 256 input clock pulses.

### 10.4.2 Clock Time Base Operation


When bit TMA3 in TMA is set to 1, timer A functions as a clock-timer base by counting clock signals output by prescaler W. When a clock signal is input after the TCA counter value has become H'FF, timer A overflows and IRRTA in IRR1 is set to 1. At that time, an interrupt request is generated to the CPU if IENTA in the interrupt enable register 1 (IENR1) is 1. The overflow period of timer A is set by bits TMA1 and TMA0 in TMA. A choice of four periods is available. In clock time base operation (TMA3 = 1), setting bit TMA2 to 1 clears both TCA and prescaler W to H'00.

### 10.4.3 Clock Output

Setting bit TMOW in port mode register 1 (PMR1) to 1 causes a clock signal to be output at pin TMOW. Eight different clock output signals can be selected by means of bits TMA7 to TMA5 in TMA. The system clock divided by 32, 16, 8, or 4 can be output in active mode and sleep mode. A 32.768 kHz signal divided by 32, 16, 8, or 4 can be output in active mode, sleep mode, and subactive mode.

# 10.5 Usage Note

When the clock time base function is selected as the internal clock of TCA in active mode or sleep mode, the internal clock is not synchronous with the system clock, so it is synchronized by a synchronizing circuit. This may result in a maximum error of  $1/\phi$  (s) in the count cycle.



Rev. 4.00, 03/04, page 130 of 400



# Section 11 Timer V

Timer V is an 8-bit timer based on an 8-bit counter. Timer V counts external events. Comparematch signals with two registers can also be used to reset the counter, request an interrupt, or output a pulse signal with an arbitrary duty cycle. Counting can be initiated by a trigger input at the TRGV pin, enabling pulse output control to be synchronized to the trigger, with an arbitrary delay from the trigger input. Figure 11.1 shows a block diagram of timer V.

### 11.1 Features

- Choice of seven clock signals is available.
   Choice of six internal clock sources (φ/128, φ/64, φ/32, φ/16, φ/8, φ/4) or an external clock.
- Counter can be cleared by compare match A or B, or by an external reset signal. If the count stop function is selected, the counter can be halted when cleared.
- Timer output is controlled by two independent compare match signals, enabling pulse output with an arbitrary duty cycle, PWM output, and other applications.
- Three interrupt sources: compare match A, compare match B, timer overflow
- Counting can be initiated by trigger input at the TRGV pin. The rising edge, falling edge, or both edges of the TRGV input can be selected.




Figure 11.1 Block Diagram of Timer V

# 11.2 Input/Output Pins

Table 11.1 shows the timer V pin configuration.

#### Table 11.1 Pin Configuration

Name	Abbreviation	n I/O	Function
Timer V output	TMOV	Output	Timer V waveform output
Timer V clock input	TMCIV	Input	Clock input to TCNTV
Timer V reset input	TMRIV	Input	External input to reset TCNTV
Trigger input	TRGV	Input	Trigger input to initiate counting



# **11.3** Register Descriptions

Time V has the following registers.

- Timer counter V (TCNTV)
- Timer constant register A (TCORA)
- Timer constant register B (TCORB)
- Timer control register V0 (TCRV0)
- Timer control/status register V (TCSRV)
- Timer control register V1 (TCRV1)

### 11.3.1 Timer Counter V (TCNTV)

TCNTV is an 8-bit up-counter. The clock source is selected by bits CKS2 to CKS0 in timer control register V0 (TCRV0). The TCNTV value can be read and written by the CPU at any time. TCNTV can be cleared by an external reset input signal, or by compare match A or B. The clearing signal is selected by bits CCLR1 and CCLR0 in TCRV0.

When TCNTV overflows, OVF is set to 1 in timer control/status register V (TCSRV).

TCNTV is initialized to H'00.

### 11.3.2 Time Constant Registers A and B (TCORA, TCORB)

TCORA and TCORB have the same function.

TCORA and TCORB are 8-bit read/write registers.

TCORA and TCNTV are compared at all times. When the TCORA and TCNTV contents match, CMFA is set to 1 in TCSRV. If CMIEA is also set to 1 in TCRV0, a CPU interrupt is requested. Note that they must not be compared during the T3 state of a TCORA write cycle.

Timer output from the TMOV pin can be controlled by the identifying signal (compare match A) and the settings of bits OS3 to OS0 in TCSRV.

TCORA and TCORB are initialized to H'FF.

Rev. 4.00, 03/04, page 133 of 400

#### 11.3.3 Timer Control Register V0 (TCRV0)

TCRV0 selects the input clock signals of TCNTV, specifies the clearing conditions of TCNTV, and controls each interrupt request.

Bit	Bit Name	Initial Value	R/W	Description
7	CMIEB	0	R/W	Compare Match Interrupt Enable B
				When this bit is set to 1, interrupt request from the CMFB bit in TCSRV is enabled.
6	CMIEA	0	R/W	Compare Match Interrupt Enable A
				When this bit is set to 1, interrupt request from the CMFA bit in TCSRV is enabled.
5	OVIE	0	R/W	Timer Overflow Interrupt Enable
				When this bit is set to 1, interrupt request from the OVF bit in TCSRV is enabled.
4	CCLR1	0	R/W	Counter Clear 1 and 0
3	CCLR0	0	R/W	These bits specify the clearing conditions of TCNTV.
				00: Clearing is disabled
				01: Cleared by compare match A
				10: Cleared by compare match B
				<ol> <li>Cleared on the rising edge of the TMRIV pin. The operation of TCNTV after clearing depends on TRGE in TCRV1.</li> </ol>
2	CKS2	0	R/W	Clock Select 2 to 0
1	CKS1	0	R/W	These bits select clock signals to input to TCNTV and the
0	CKS0	0	R/W	counting condition in combination with ICKS0 in TCRV1.
				Refer to table 11.2.

TCRV0		TCRV1		
Bit 2	Bit 1	Bit 0	Bit 0	
CKS2	CKS1	CKS0	ICKS0	Description
0	0	0	—	Clock input prohibited
		1	0	Internal clock: counts on \u00f6/4, falling edge
			1	Internal clock: counts on $\phi/8$ , falling edge
	1	0	0	Internal clock: counts on $\phi/16$ , falling edge
			1	Internal clock: counts on $\phi/32$ , falling edge
		1	0	Internal clock: counts on $\phi/64$ , falling edge
			1	Internal clock: counts on $\phi/128$ , falling edge
1	0	0	—	Clock input prohibited
		1	—	External clock: counts on rising edge
	1	0	_	External clock: counts on falling edge
		1	_	External clock: counts on rising and falling edge

 Table 11.2
 Clock Signals to Input to TCNTV and Counting Conditions



Rev. 4.00, 03/04, page 135 of 400

### 11.3.4 Timer Control/Status Register V (TCSRV)

TCSRV indicates the status flag and controls outputs by using a compare match.

Bit	Bit Name	Initial Value	R/W	Description
7	CMFB	0	R/W	Compare Match Flag B
,		0		Setting condition:
				When the TCNTV value matches the TCORB value
				Clearing condition:
				After reading CMFB = 1, cleared by writing 0 to CMFB
6	CMFA	0	R/W	Compare Match Flag A
Ũ		0		Setting condition:
				When the TCNTV value matches the TCORA value
				Clearing condition:
				After reading CMFA = 1, cleared by writing 0 to CMFA
5	OVF	0	R/W	Timer Overflow Flag
				Setting condition:
				When TCNTV overflows from H'FF to H'00
				Clearing condition:
				After reading $OVF = 1$ , cleared by writing 0 to $OVF$
4	_	1	_	Reserved
				This bit is always read as 1.
3	OS3	0	R/W	Output Select 3 and 2
2	OS2	0	R/W	These bits select an output method for the TMOV pin by the compare match of TCORB and TCNTV.
				00: No change
				01: 0 output
				10: 1 output
				11: Output toggles
1	OS1	0	R/W	Output Select 1 and 0
0	OS0	0	R/W	These bits select an output method for the TMOV pin by the compare match of TCORA and TCNTV.
				00: No change
				01: 0 output
				10: 1 output
				11: Output toggles

OS3 and OS2 select the output level for compare match B. OS1 and OS0 select the output level for compare match A. The two output levels can be controlled independently. After a reset, the timer output is 0 until the first compare match.

#### 11.3.5 Timer Control Register V1 (TCRV1)

TCRV1 selects the edge at the TRGV pin, enables TRGV input, and selects the clock input to TCNTV.

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 5	—	All 1	—	Reserved
				These bits are always read as 1.
4	TVEG1	0	R/W	TRGV Input Edge Select
3	TVEG0	0	R/W	These bits select the TRGV input edge.
				00: TRGV trigger input is prohibited
				01: Rising edge is selected
				10: Falling edge is selected
				11: Rising and falling edges are both selected
2	TRGE	0	R/W	TCNT starts counting up by the input of the edge which is selected by TVEG1 and TVEG0.
				0: Disables starting counting-up TCNTV by the input of the TRGV pin and halting counting-up TCNTV when TCNTV is cleared by a compare match.
				<ol> <li>Enables starting counting-up TCNTV by the input of the TRGV pin and halting counting-up TCNTV when TCNTV is cleared by a compare match.</li> </ol>
1	_	1		Reserved
				This bit is always read as 1.
0	ICKS0	0	R/W	Internal Clock Select 0
				This bit selects clock signals to input to TCNTV in combination with CKS2 to CKS0 in TCRV0.
				Refer to table 11.2.

# 11.4 Operation

### 11.4.1 Timer V Operation

- According to table 11.2, six internal/external clock signals output by prescaler S can be selected as the timer V operating clock signals. When the operating clock signal is selected, TCNTV starts counting-up. Figure 11.2 shows the count timing with an internal clock signal selected, and figure 11.3 shows the count timing with both edges of an external clock signal selected.
- 2. When TCNTV overflows (changes from H'FF to H'00), the overflow flag (OVF) in TCRV0 will be set. The timing at this time is shown in figure 11.4. An interrupt request is sent to the CPU when OVIE in TCRV0 is 1.
- 3. TCNTV is constantly compared with TCORA and TCORB. Compare match flag A or B (CMFA or CMFB) is set to 1 when TCNTV matches TCORA or TCORB, respectively. The compare-match signal is generated in the last state in which the values match. Figure 11.5 shows the timing. An interrupt request is generated for the CPU when CMIEA or CMIEB in TCRV0 is 1.
- 4. When a compare match A or B is generated, the TMOV responds with the output value selected by bits OS3 to OS0 in TCSRV. Figure 11.6 shows the timing when the output is toggled by compare match A.
- 5. When CCLR1 or CCLR0 in TCRV0 is 01 or 10, TCNTV can be cleared by the corresponding compare match. Figure 11.7 shows the timing.
- 6. When CCLR1 or CCLR0 in TCRV0 is 11, TCNTV can be cleared by the rising edge of the input of TMRIV pin. A TMRIV input pulse-width of at least 1.5 system clocks is necessary. Figure 11.8 shows the timing.
- 7. When a counter-clearing source is generated with TRGE in TCRV1 set to 1, the counting-up is halted as soon as TCNTV is cleared. TCNTV resumes counting-up when the edge selected by TVEG1 or TVEG0 in TCRV1 is input from the TGRV pin.




Figure 11.2 Increment Timing with Internal Clock






Figure 11.3 Increment Timing with External Clock




Figure 11.4 OVF Set Timing





Figure 11.5 CMFA and CMFB Set Timing








Figure 11.7 Clear Timing by Compare Match




Figure 11.8 Clear Timing by TMRIV Input



# **11.5** Timer V Application Examples

# 11.5.1 Pulse Output with Arbitrary Duty Cycle

Figure 11.9 shows an example of output of pulses with an arbitrary duty cycle.

- 1. Set bits CCLR1 and CCLR0 in TCRV0 so that TCNTV will be cleared by compare match with TCORA.
- 2. Set bits OS3 to OS0 in TCSRV so that the output will go to 1 at compare match with TCORA and to 0 at compare match with TCORB.
- 3. Set bits CKS2 to CKS0 in TCRV0 and bit ICKS0 in TCRV1 to select the desired clock source.
- 4. With these settings, a waveform is output without further software intervention, with a period determined by TCORA and a pulse width determined by TCORB.




Figure 11.9 Pulse Output Example



#### 11.5.2 Pulse Output with Arbitrary Pulse Width and Delay from TRGV Input

The trigger function can be used to output a pulse with an arbitrary pulse width at an arbitrary delay from the TRGV input, as shown in figure 11.10. To set up this output:

- 1. Set bits CCLR1 and CCLR0 in TCRV0 so that TCNTV will be cleared by compare match with TCORB.
- 2. Set bits OS3 to OS0 in TCSRV so that the output will go to 1 at compare match with TCORA and to 0 at compare match with TCORB.
- 3. Set bits TVEG1 and TVEG0 in TCRV1 and set TRGE to select the falling edge of the TRGV input.
- 4. Set bits CKS2 to CKS0 in TCRV0 and bit ICKS0 in TCRV1 to select the desired clock source.
- 5. After these settings, a pulse waveform will be output without further software intervention, with a delay determined by TCORA from the TRGV input, and a pulse width determined by (TCORB TCORA).




Figure 11.10 Example of Pulse Output Synchronized to TRGV Input

Renesas

# 11.6 Usage Notes

The following types of contention or operation can occur in timer V operation.

- 1. Writing to registers is performed in the T3 state of a TCNTV write cycle. If a TCNTV clear signal is generated in the T3 state of a TCNTV write cycle, as shown in figure 11.11, clearing takes precedence and the write to the counter is not carried out. If counting-up is generated in the T3 state of a TCNTV write cycle, writing takes precedence.
- 2. If a compare match is generated in the T3 state of a TCORA or TCORB write cycle, the write to TCORA or TCORB takes precedence and the compare match signal is inhibited. Figure 11.12 shows the timing.
- 3. If compare matches A and B occur simultaneously, any conflict between the output selections for compare match A and compare match B is resolved by the following priority: toggle output > output 1 > output 0.
- 4. Depending on the timing, TCNTV may be incremented by a switch between different internal clock sources. When TCNTV is internally clocked, an increment pulse is generated from the falling edge of an internal clock signal, that is divided system clock (φ). Therefore, as shown in figure 11.3 the switch is from a high clock signal to a low clock signal, the switchover is seen as a falling edge, causing TCNTV to increment. TCNTV can also be incremented by a switch between internal and external clocks.





Figure 11.11 Contention between TCNTV Write and Clear






Figure 11.12 Contention between TCORA Write and Compare Match




Figure 11.13 Internal Clock Switching and TCNTV Operation

# Section 12 Timer W

The timer W has a 16-bit timer having output compare and input capture functions. The timer W can count external events and output pulses with an arbitrary duty cycle by compare match between the timer counter and four general registers. Thus, it can be applied to various systems.

### 12.1 Features

- Selection of five counter clock sources: four internal clocks ( $\phi$ ,  $\phi/2$ ,  $\phi/4$ , and  $\phi/8$ ) and an external clock (external events can be counted)
- Capability to process up to four pulse outputs or four pulse inputs
- Four general registers:
  - Independently assignable output compare or input capture functions
  - Usable as two pairs of registers; one register of each pair operates as a buffer for the output compare or input capture register
- Four selectable operating modes :
  - Waveform output by compare match
    - Selection of 0 output, 1 output, or toggle output
  - Input capture function
    - Rising edge, falling edge, or both edges
  - Counter clearing function
    - Counters can be cleared by compare match
  - PWM mode
    - Up to three-phase PWM output can be provided with desired duty ratio.
- Any initial timer output value can be set
- Five interrupt sources

Four compare match/input capture interrupts and an overflow interrupt.

Table 12.1 summarizes the timer W functions, and figure 12.1 shows a block diagram of the timer W.

# Table 12.1Timer W Functions

			Input/Output Pins				
Item		Counter	FTIOA	FTIOB	FTIOC	FTIOD	
Count clock		Internal clocks: φ, φ/2, φ/4, φ/8 External clock: FTCI					
General registers (output compare/input capture registers)		Period specified in GRA	GRA	GRB	GRC (buffer register for GRA in buffer mode)	GRD (buffer register for GRB in buffer mode)	
Counter clearing function		GRA compare match	GRA compare match		_	_	
Initial output value setting function		_	Yes	Yes	Yes	Yes	
Buffer function		_	Yes	Yes	—	_	
Compare	0	—	Yes	Yes	Yes	Yes	
match output	1	—	Yes	Yes	Yes	Yes	
	Toggle	_	Yes	Yes	Yes	Yes	
Input capture function		_	Yes	Yes	Yes	Yes	
PWM mode		_	_	Yes	Yes	Yes	
Interrupt sources		Overflow	Compare match/input capture	Compare match/input capture	Compare match/input capture	Compare match/input capture	




Figure 12.1 Timer W Block Diagram

# 12.2 Input/Output Pins

Table 12.2 summarizes the timer W pins.

#### Table 12.2Pin Configuration

Name	Abbreviation	Input/Output	Function
External clock input	FTCI	Input	External clock input pin
Input capture/output compare A	FTIOA	Input/output	Output pin for GRA output compare or input pin for GRA input capture
Input capture/output compare B	FTIOB	Input/output	Output pin for GRB output compare, input pin for GRB input capture, or PWM output pin in PWM mode
Input capture/output compare C	FTIOC	Input/output	Output pin for GRC output compare, input pin for GRC input capture, or PWM output pin in PWM mode
Input capture/output compare D	FTIOD	Input/output	Output pin for GRD output compare, input pin for GRD input capture, or PWM output pin in PWM mode

# **12.3** Register Descriptions

The timer W has the following registers.

- Timer mode register W (TMRW)
- Timer control register W (TCRW)
- Timer interrupt enable register W (TIERW)
- Timer status register W (TSRW)
- Timer I/O control register 0 (TIOR0)
- Timer I/O control register 1 (TIOR1)
- Timer counter (TCNT)
- General register A (GRA)
- General register B (GRB)
- General register C (GRC)
- General register D (GRD)



# 12.3.1 Timer Mode Register W (TMRW)

TMRW selects the general register functions and the timer output mode.

Bit Name	Initial Value	R/W	Description
CTS	0	R/W	Counter Start
			The counter operation is halted when this bit is 0, while it can be performed when this bit is 1.
_	1		Reserved
			This bit is always read as 1.
BUFEB	0	R/W	Buffer Operation B
			Selects the GRD function.
			0: GRD operates as an input capture/output compare register
			1: GRD operates as the buffer register for GRB
BUFEA	0	R/W	Buffer Operation A
			Selects the GRC function.
			0: GRC operates as an input capture/output compare register
			1: GRC operates as the buffer register for GRA
_	1		Reserved
			This bit is always read as 1.
PWMD	0	R/W	PWM Mode D
			Selects the output mode of the FTIOD pin.
			0: FTIOD operates normally (output compare output)
			1: PWM output
PWMC	0	R/W	PWM Mode C
			Selects the output mode of the FTIOC pin.
			0: FTIOC operates normally (output compare output)
			1: PWM output
PWMB	0	R/W	PWM Mode B
			Selects the output mode of the FTIOB pin.
			0: FTIOB operates normally (output compare output)
			1: PWM output
	CTS CTS CTS CTS CTS CTS CTS CT CTS CT CTS CT	Bit Name         Value           CTS         0           —         1           BUFEB         0           BUFEA         0           —         1           PWMD         0           PWMC         0	Bit Name         Value         R/W           CTS         0         R/W           —         1         —           BUFEB         0         R/W           BUFEA         0         R/W           —         1         —           PWMD         0         R/W           PWMC         0         R/W



### 12.3.2 Timer Control Register W (TCRW)

TCRW selects the timer counter clock source, selects a clearing condition, and specifies the timer output levels.

Bit	Bit Name	Initial Value	R/W	Description
7	CCLR	0	R/W	Counter Clear
				The TCNT value is cleared by compare match A when this bit is 1. When it is 0, TCNT operates as a free-running counter.
6	CKS2	0	R/W	Clock Select 2 to 0
5	CKS1	0	R/W	Select the TCNT clock source.
4	CKS0	0	R/W	000: Internal clock: counts on $\phi$
				001: Internal clock: counts on \phi/2
				010: Internal clock: counts on $\phi/4$
				011: Internal clock: counts on \phi/8
				1XX: Counts on rising edges of the external event (FTCI)
				When the internal clock source ( $\phi$ ) is selected, subclock sources are counted in subactive and subsleep modes.
3	TOD	0	R/W	Timer Output Level Setting D
				Sets the output value of the FTIOD pin until the first compare match D is generated.
				0: Output value is 0*
				1: Output value is 1*
2	TOC	0	R/W	Timer Output Level Setting C
				Sets the output value of the FTIOC pin until the first compare match C is generated.
				0: Output value is 0*
				1: Output value is 1*
1	ТОВ	0	R/W	Timer Output Level Setting B
				Sets the output value of the FTIOB pin until the first compare match B is generated.
				0: Output value is 0*
				1: Output value is 1*

Bit	Bit Name	Initial Value	R/W	Description
0	TOA	0	R/W	Timer Output Level Setting A
				Sets the output value of the FTIOA pin until the first compare match A is generated.
				0: Output value is 0*
				1: Output value is 1*

Legend X: Don't care.

Note: \* The change of the setting is immediately reflected in the output value.

#### 12.3.3 Timer Interrupt Enable Register W (TIERW)

TIERW controls the timer W interrupt request.

otion Overflow Interrupt Enable his bit is set to 1, FOVI interrupt requested by OVF SRW is enabled. ed
his bit is set to 1, FOVI interrupt requested by OVF SRW is enabled.
SRW is enabled.
ed
bits are always read as 1.
apture/Compare Match Interrupt Enable D
his bit is set to 1, IMID interrupt requested by ag in TSRW is enabled.
apture/Compare Match Interrupt Enable C
his bit is set to 1, IMIC interrupt requested by ag in TSRW is enabled.
apture/Compare Match Interrupt Enable B
his bit is set to 1, IMIB interrupt requested by ag in TSRW is enabled.
apture/Compare Match Interrupt Enable A
his bit is set to 1, IMIA interrupt requested by

### 12.3.4 Timer Status Register W (TSRW)

TSRW shows the status of interrupt requests.

Bit	Bit Name	Initial Value	R/W	Description
7	OVF	0	R/W	Timer Overflow Flag
				[Setting condition]
				When TCNT overflows from H'FFFF to H'0000
				[Clearing condition]
				Read OVF when OVF = 1, then write 0 in OVF
6 to 4	_	All 1		Reserved
				These bits are always read as 1.
3	IMFD	0	R/W	Input Capture/Compare Match Flag D
				[Setting conditions]
				<ul> <li>TCNT = GRD when GRD functions as an output</li> </ul>
				compare register
				• The TCNT value is transferred to GRD by an input
				capture signal when GRD functions as an input
				capture register [Clearing condition]
				Read IMFD when IMFD = 1, then write 0 in IMFD
2	IMFC	0	R/W	Input Capture/Compare Match Flag C
2		0		
				[Setting conditions]
				<ul> <li>TCNT = GRC when GRC functions as an output compare register</li> </ul>
				The TCNT value is transferred to GRC by an input
				capture signal when GRC functions as an input
				capture register
				[Clearing condition]
				Read IMFC when IMFC = 1, then write 0 in IMFC

Bit	Bit Name	Initial Value	R/W	Description
1	IMFB	0	R/W	Input Capture/Compare Match Flag B
				[Setting conditions]
				<ul> <li>TCNT = GRB when GRB functions as an output compare register</li> </ul>
				<ul> <li>The TCNT value is transferred to GRB by an input capture signal when GRB functions as an input capture register</li> </ul>
				[Clearing condition]
				Read IMFB when IMFB = 1, then write 0 in IMFB
0	IMFA	0	R/W	Input Capture/Compare Match Flag A
				[Setting conditions]
				<ul> <li>TCNT = GRA when GRA functions as an output compare register</li> </ul>
				The TCNT value is transferred to GRA by an input capture signal when GRA functions as an input capture register
				[Clearing condition]
				Read IMFA when IMFA = 1, then write 0 in IMFA

## 12.3.5 Timer I/O Control Register 0 (TIOR0)

TIOR0 selects the functions of GRA and GRB, and specifies the functions of the FTIOA and FTIOB pins.

Bit	Bit Name	Initial Value	R/W	Description
7	—	1	_	Reserved
				This bit is always read as 1.
6	IOB2	0	R/W	I/O Control B2
				Selects the GRB function.
				0: GRB functions as an output compare register
				1: GRB functions as an input capture register

		Initial		
Bit	Bit Name	Value	R/W	Description
5	IOB1	0	R/W	I/O Control B1 and B0
4	IOB0	0	R/W	When $IOB2 = 0$ ,
				00: No output at compare match
				01: 0 output to the FTIOB pin at GRB compare match
				10: 1 output to the FTIOB pin at GRB compare match
				<ol> <li>Output toggles to the FTIOB pin at GRB compare match</li> </ol>
				When IOB2 = 1,
				00: Input capture at rising edge at the FTIOB pin
				01: Input capture at falling edge at the FTIOB pin
				1X: Input capture at rising and falling edges of the FTIOB pin
3	_	1	_	Reserved
				This bit is always read as 1.
2	IOA2	0	R/W	I/O Control A2
				Selects the GRA function.
				0: GRA functions as an output compare register
				1: GRA functions as an input capture register
1	IOA1	0	R/W	I/O Control A1 and A0
0	IOA0	0	R/W	When IOA2 = 0,
				00: No output at compare match
				01: 0 output to the FTIOA pin at GRA compare match
				10: 1 output to the FTIOA pin at GRA compare match
				11: Output toggles to the FTIOA pin at GRA compare match
				When IOA2 = 1,
				00: Input capture at rising edge of the FTIOA pin
				01: Input capture at falling edge of the FTIOA pin
				1X: Input capture at rising and falling edges of the FTIOA pin

RENESAS

Legend X: Don't care.

### 12.3.6 Timer I/O Control Register 1 (TIOR1)

TIOR1 selects the functions of GRC and GRD, and specifies the functions of the FTIOC and FTIOD pins.

Bit	Bit Name	Initial Value	R/W	Description	
7		1		Reserved	
				This bit is always read as 1.	
6	IOD2	0	R/W	I/O Control D2	
				Selects the GRD function.	
				0: GRD functions as an output compare register	
				1: GRD functions as an input capture register	
5	IOD1	0	R/W	I/O Control D1 and D0	
4	IOD0	0	R/W	When IOD2 = 0,	
				00: No output at compare match	
				01: 0 output to the FTIOD pin at GRD compare match	
				10: 1 output to the FTIOD pin at GRD compare match	
				<ol> <li>Output toggles to the FTIOD pin at GRD compare match</li> </ol>	
				When IOD2 = 1,	
				00: Input capture at rising edge at the FTIOD pin	
				01: Input capture at falling edge at the FTIOD pin	
				1X: Input capture at rising and falling edges at the FTIOD pin	
3	_	1	—	Reserved	
				This bit is always read as 1.	
2	IOC2	0	R/W	I/O Control C2	
				Selects the GRC function.	
				0: GRC functions as an output compare register	
				1: GRC functions as an input capture register	



Bit Name	Initial Value	R/W	Description
IOC1	0	R/W	I/O Control C1 and C0
IOC0	0	R/W	When IOC2 = 0,
			00: No output at compare match
			01: 0 output to the FTIOC pin at GRC compare match
			10: 1 output to the FTIOC pin at GRC compare match
			11: Output toggles to the FTIOC pin at GRC compare match
			When IOC2 = 1,
			00: Input capture to GRC at rising edge of the FTIOC pin
			01: Input capture to GRC at falling edge of the FTIOC pin
			1X: Input capture to GRC at rising and falling edges of the FTIOC pin
	IOC1	Bit NameValueIOC10	Bit NameValueR/WIOC10R/W

Legend X: Don't care.

## 12.3.7 Timer Counter (TCNT)

TCNT is a 16-bit readable/writable up-counter. The clock source is selected by bits CKS2 to CKS0 in TCRW. TCNT can be cleared to H'0000 through a compare match with GRA by setting the CCLR in TCRW to 1. When TCNT overflows (changes from H'FFFF to H'0000), the OVF flag in TSRW is set to 1. If OVIE in TIERW is set to 1 at this time, an interrupt request is generated. TCNT must always be read or written in 16-bit units; 8-bit access is not allowed. TCNT is initialized to H'0000 by a reset.

## 12.3.8 General Registers A to D (GRA to GRD)

Each general register is a 16-bit readable/writable register that can function as either an outputcompare register or an input-capture register. The function is selected by settings in TIOR0 and TIOR1.

When a general register is used as an input-compare register, its value is constantly compared with the TCNT value. When the two values match (a compare match), the corresponding flag (IMFA, IMFB, IMFC, or IMFD) in TSRW is set to 1. An interrupt request is generated at this time, when IMIEA, IMIEB, IMIEC, or IMIED is set to 1. Compare match output can be selected in TIOR.

When a general register is used as an input-capture register, an external input-capture signal is detected and the current TCNT value is stored in the general register. The corresponding flag (IMFA, IMFB, IMFC, or IMFD) in TSRW is set to 1. If the corresponding interrupt-enable bit (IMIEA, IMIEB, IMIEC, or IMIED) in TSRW is set to 1 at this time, an interrupt request is generated. The edge of the input-capture signal is selected in TIOR.

Rev. 4.00, 03/04, page 156 of 400



GRC and GRD can be used as buffer registers of GRA and GRB, respectively, by setting BUFEA and BUFEB in TMRW.

For example, when GRA is set as an output-compare register and GRC is set as the buffer register for GRA, the value in the buffer register GRC is sent to GRA whenever compare match A is generated.

When GRA is set as an input-capture register and GRC is set as the buffer register for GRA, the value in TCNT is transferred to GRA and the value in the buffer register GRC is transferred to GRA whenever an input capture is generated.

GRA to GRD must be written or read in 16-bit units; 8-bit access is not allowed. GRA to GRD are initialized to H'FFFF by a reset.

## 12.4 Operation

The timer W has the following operating modes.

- Normal Operation
- PWM Operation

## 12.4.1 Normal Operation

TCNT performs free-running or periodic counting operations. After a reset, TCNT is set as a freerunning counter. When the CTS bit in TMRW is set to 1, TCNT starts incrementing the count. When the count overflows from H'FFFF to H'0000, the OVF flag in TSRW is set to 1. If the OVIE in TIERW is set to 1, an interrupt request is generated. Figure 12.2 shows free-running counting.




Figure 12.2 Free-Running Counter Operation

Periodic counting operation can be performed when GRA is set as an output compare register and bit CCLR in TCRW is set to 1. When the count matches GRA, TCNT is cleared to H'0000, the IMFA flag in TSRW is set to 1. If the corresponding IMIEA bit in TIERW is set to 1, an interrupt



request is generated. TCNT continues counting from H'0000. Figure 12.3 shows periodic counting.




Figure 12.3 Periodic Counter Operation

By setting a general register as an output compare register, compare match A, B, C, or D can cause the output at the FTIOA, FTIOB, FTIOC, or FTIOD pin to output 0, output 1, or toggle. Figure 12.4 shows an example of 0 and 1 output when TCNT operates as a free-running counter, 1 output is selected for compare match A, and 0 output is selected for compare match B. When signal is already at the selected output level, the signal level does not change at compare match.




Figure 12.4 0 and 1 Output Example (TOA = 0, TOB = 1)

Figure 12.5 shows an example of toggle output when TCNT operates as a free-running counter, and toggle output is selected for both compare match A and B.

Renesas




Figure 12.5 Toggle Output Example (TOA = 0, TOB = 1)

Figure 12.6 shows another example of toggle output when TCNT operates as a periodic counter, cleared by compare match A. Toggle output is selected for both compare match A and B.




Figure 12.6 Toggle Output Example (TOA = 0, TOB = 1)

The TCNT value can be captured into a general register (GRA, GRB, GRC, or GRD) when a signal level changes at an input-capture pin (FTIOA, FTIOB, FTIOC, or FTIOD). Capture can take place on the rising edge, falling edge, or both edges. By using the input-capture function, the pulse width and periods can be measured. Figure 12.7 shows an example of input capture when both edges of FTIOA and the falling edge of FTIOB are selected as capture edges. TCNT operates as a free-running counter.






Figure 12.8 shows an example of buffer operation when the GRA is set as an input-capture register and GRC is set as the buffer register for GRA. TCNT operates as a free-running counter, and FTIOA captures both rising and falling edge of the input signal. Due to the buffer operation, the GRA value is transferred to GRC by input-capture A and the TCNT value is stored in GRA.




Figure 12.8 Buffer Operation Example (Input Capture)



#### 12.4.2 PWM Operation

In PWM mode, PWM waveforms are generated by using GRA as the period register and GRB, GRC, and GRD as duty registers. PWM waveforms are output from the FTIOB, FTIOC, and FTIOD pins. Up to three-phase PWM waveforms can be output. In PWM mode, a general register functions as an output compare register automatically. The output level of each pin depends on the corresponding timer output level set bit (TOB, TOC, and TOD) in TCRW. When TOB is 1, the FTIOB output goes to 1 at compare match A and to 0 at compare match B. When TOB is 0, the FTIOB output goes to 0 at compare match A and to 1 at compare match B. Thus the compare match output level settings in TIOR0 and TIOR1 are ignored for the output pin set to PWM mode. If the same value is set in the cycle register and the duty register, the output does not change when a compare match occurs.

Figure 12.9 shows an example of operation in PWM mode. The output signals go to 1 and TCNT is cleared at compare match A, and the output signals go to 0 at compare match B, C, and D (TOB, TOC, and TOD = 1: initial output values are set to 1).




Figure 12.9 PWM Mode Example (1)

Figure 12.10 shows another example of operation in PWM mode. The output signals go to 0 and TCNT is cleared at compare match A, and the output signals go to 1 at compare match B, C, and D (TOB, TOC, and TOD = 0: initial output values are set to 1).

# Rev. 4.00, 03/04, page 161 of 400




Figure 12.10 PWM Mode Example (2)

Figure 12.11 shows an example of buffer operation when the FTIOB pin is set to PWM mode and GRD is set as the buffer register for GRB. TCNT is cleared by compare match A, and FTIOB outputs 1 at compare match B and 0 at compare match A.

Due to the buffer operation, the FTIOB output level changes and the value of buffer register GRD is transferred to GRB whenever compare match B occurs. This procedure is repeated every time compare match B occurs.








Figure 12.11 Buffer Operation Example (Output Compare)

Figures 12.12 and 12.13 show examples of the output of PWM waveforms with duty cycles of 0% and 100%.











## 12.5 Operation Timing

## 12.5.1 TCNT Count Timing

Figure 12.14 shows the TCNT count timing when the internal clock source is selected. Figure 12.15 shows the timing when the external clock source is selected. The pulse width of the external clock signal must be at least two system clock ( $\phi$ ) cycles; shorter pulses will not be counted correctly.






Figure 12.14 Count Timing for Internal Clock Source





## 12.5.2 Output Compare Output Timing

The compare match signal is generated in the last state in which TCNT and GR match (when TCNT changes from the matching value to the next value). When the compare match signal is generated, the output value selected in TIOR is output at the compare match output pin (FTIOA, FTIOB, FTIOC, or FTIOD).

When TCNT matches GR, the compare match signal is generated only after the next counter clock pulse is input.



Figure 12.16 shows the output compare timing.

φ		
TCNT input clock		
TCNT	N X N+1	
GRA to GRD	N	
Compare match signal		
FTIOA to FTIOD	χ	

Figure 12.16 Output Compare Output Timing

## 12.5.3 Input Capture Timing

Input capture on the rising edge, falling edge, or both edges can be selected through settings in TIOR0 and TIOR1. Figure 12.17 shows the timing when the falling edge is selected. The pulse width of the input capture signal must be at least two system clock ( $\phi$ ) cycles; shorter pulses will not be detected correctly.





Figure 12.17 Input Capture Input Signal Timing

#### 12.5.4 Timing of Counter Clearing by Compare Match

Figure 12.18 shows the timing when the counter is cleared by compare match A. When the GRA value is N, the counter counts from 0 to N, and its cycle is N + 1.





#### 12.5.5 Buffer Operation Timing

Figures 12.19 and 12.20 show the buffer operation timing.




Figure 12.19 Buffer Operation Timing (Compare Match)






Figure 12.20 Buffer Operation Timing (Input Capture)

## 12.5.6 Timing of IMFA to IMFD Flag Setting at Compare Match

If a general register (GRA, GRB, GRC, or GRD) is used as an output compare register, the corresponding IMFA, IMFB, IMFC, or IMFD flag is set to 1 when TCNT matches the general register.

The compare match signal is generated in the last state in which the values match (when TCNT is updated from the matching count to the next count). Therefore, when TCNT matches a general register, the compare match signal is generated only after the next TCNT clock pulse is input.

Figure 12.21 shows the timing of the IMFA to IMFD flag setting at compare match.

ф		
TCNT input clock		
TCNT	N X N+1	
GRA to GRD	N	
Compare match signal		
IMFA to IMFD		
IRRTW		

Figure 12.21 Timing of IMFA to IMFD Flag Setting at Compare Match



### 12.5.7 Timing of IMFA to IMFD Setting at Input Capture

If a general register (GRA, GRB, GRC, or GRD) is used as an input capture register, the corresponding IMFA, IMFB, IMFC, or IMFD flag is set to 1 when an input capture occurs. Figure 12.22 shows the timing of the IMFA to IMFD flag setting at input capture.




Figure 12.22 Timing of IMFA to IMFD Flag Setting at Input Capture

## 12.5.8 Timing of Status Flag Clearing

When the CPU reads a status flag while it is set to 1, then writes 0 in the status flag, the status flag is cleared. Figure 12.23 shows the status flag clearing timing.

φ	TSRW write cycle $  \xrightarrow{T1} \xrightarrow{T2} \rightarrow  $	
Address	TSRW address	
Write signal		
IMFA to IMFD		
IRRTW		

Figure 12.23 Timing of Status Flag Clearing by CPU

## 12.6 Usage Notes

The following types of contention or operation can occur in timer W operation.

- 1. The pulse width of the input clock signal and the input capture signal must be at least two system clock ( $\phi$ ) cycles; shorter pulses will not be detected correctly.
- 2. Writing to registers is performed in the T2 state of a TCNT write cycle.

If counter clear signal occurs in the T2 state of a TCNT write cycle, clearing of the counter takes priority and the write is not performed, as shown in figure 12.24. If counting-up is generated in the TCNT write cycle to contend with the TCNT counting-up, writing takes precedence.

- 3. Depending on the timing, TCNT may be incremented by a switch between different internal clock sources. When TCNT is internally clocked, an increment pulse is generated from the rising edge of an internal clock signal, that is divided system clock (φ). Therefore, as shown in figure 12.25 the switch is from a low clock signal to a high clock signal, the switchover is seen as a rising edge, causing TCNT to increment.
- 4. If timer W enters module standby mode while an interrupt request is generated, the interrupt request cannot be cleared. Before entering module standby mode, disable interrupt requests.




Figure 12.24 Contention between TCNT Write and Clear

Renesas




Figure 12.25 Internal Clock Switching and TCNT Operation



5. The TOA to TOD bits in TCRW decide the value of the FTIO pin, which is output until the first compare match occurs. Once a compare match occurs and this compare match changes the values of FTIOA to FTIOD output, the values of the FTIOA to FTIOD pin output and the values read from the TOA to TOD bits may differ. Moreover, when the writing to TCRW and the generation of the compare match A to D occur at the same timing, the writing to TCRW has the priority. Thus, output change due to the compare match is not reflected to the FTIOA to FTIOD pins. Therefore, when bit manipulation instruction is used to write to TCRW, the values of the FTIOA to FTIOD pin output may result in an unexpected result. When TCRW is to be written to while compare match is operating, stop the counter once before accessing to TCRW, read the port 8 state to reflect the values of FTIOA to FTIOD output, to TOA to TOD, and then restart the counter. Figure 12.26 shows an example when the compare match and the bit manipulation instruction to TCRW occur at the same timing.

TCRW has been set to H'06. Compare match B and compare match C are used. The FTIOB pin is in the 1 output state, and is set to the toggle output or the 0 output by compare match B.

When BCLR#2, @TCRW is executed to clear the TOC bit (the FTIOC signal is low) and compare match B occurs at the same timing as shown below, the H'02 writing to TCRW has priority and compare match B does not drive the FTIOB signal low; the FTIOB signal remains high.

Bit	7	6	5	4	3	2	1	0
TCRW	CCLR	CKS2	CKS1	CKS0	TOD	TOC	ТОВ	TOA
Set value	0	0	0	0	0	1	1	0

BCLR#2, @TCRW

(1) TCRW read operation: Read H'06

(2) Modify operation: Modify H'06 to H'02

(3) Write operation to TCRW: Write H'02




Figure 12.26 When Compare Match and Bit Manipulation Instruction to TCRW Occur at the Same Timing

Renesas

# Section 13 Watchdog Timer

The watchdog timer is an 8-bit timer that can generate an internal reset signal for this LSI if a system crash prevents the CPU from writing to the timer counter, thus allowing it to overflow.

The block diagram of the watchdog timer is shown in figure 13.1.




Figure 13.1 Block Diagram of Watchdog Timer

## 13.1 Features

• Selectable from nine counter input clocks.

Eight clock sources ( $\phi/64$ ,  $\phi/128$ ,  $\phi/256$ ,  $\phi/512$ ,  $\phi/1024$ ,  $\phi/2048$ ,  $\phi/4096$ , and  $\phi/8192$ ) or the internal oscillator can be selected as the timer-counter clock. When the internal oscillator is selected, it can operate as the watchdog timer in any operating mode.

RENESAS

• Reset signal generated on counter overflow

An overflow period of 1 to 256 times the selected clock can be set.

## **13.2** Register Descriptions

The watchdog timer has the following registers.

- Timer control/status register WD (TCSRWD)
- Timer counter WD (TCWD)
- Timer mode register WD (TMWD)

## 13.2.1 Timer Control/Status Register WD (TCSRWD)

TCSRWD performs the TCSRWD and TCWD write control. TCSRWD also controls the watchdog timer operation and indicates the operating state. TCSRWD must be rewritten by using the MOV instruction. The bit manipulation instruction cannot be used to change the setting value.

-	<b>5</b> 4 <b>1</b>	Initial	-	<b>-</b> 1.4
Bit	Bit Name	Value	R/W	Description
7	B6WI	1	R/W	Bit 6 Write Inhibit
				The TCWE bit can be written only when the write value of the B6WI bit is 0.
				This bit is always read as 1.
6	TCWE	0	R/W	Timer Counter WD Write Enable
				TCWD can be written when the TCWE bit is set to 1.
				When writing data to this bit, the value for bit 7 must be 0.
5	B4WI	1	R/W	Bit 4 Write Inhibit
				The TCSRWE bit can be written only when the write value of the B4WI bit is 0. This bit is always read as 1.
4	TCSRWE	0	R/W	Timer Control/Status Register W Write Enable
				The WDON and WRST bits can be written when the TCSRWE bit is set to 1.
				When writing data to this bit, the value for bit 5 must be 0.
3	B2WI	1	R/W	Bit 2 Write Inhibit
				This bit can be written to the WDON bit only when the write value of the B2WI bit is 0.
				This bit is always read as 1.

Bit	Bit Name	Initial Value	R/W	Description
2	WDON	0	R/W	Watchdog Timer On
				TCWD starts counting up when WDON is set to 1 and halts when WDON is cleared to 0.
				[Setting condition]
				When 1 is written to the WDON bit while writing 0 to the B2WI bit when the TCSRWE bit=1
				[Clearing condition]
				Reset by RES pin
				<ul> <li>When 0 is written to the WDON bit while writing 0 to the B2WI when the TCSRWE bit=1</li> </ul>
1	B0WI	1	R/W	Bit 0 Write Inhibit
				This bit can be written to the WRST bit only when the write value of the B0WI bit is 0. This bit is always read as 1.
0	WRST	0	R/W	Watchdog Timer Reset
				[Setting condition]
				When TCWD overflows and an internal reset signal is generated
				[Clearing condition]
				Reset by RES pin
				<ul> <li>When 0 is written to the WRST bit while writing 0 to the BOWI bit when the TCSRWE bit=1</li> </ul>

## 13.2.2 Timer Counter WD (TCWD)

TCWD is an 8-bit readable/writable up-counter. When TCWD overflows from H'FF to H'00, the internal reset signal is generated and the WRST bit in TCSRWD is set to 1. TCWD is initialized to H'00.



## 13.2.3 Timer Mode Register WD (TMWD)

TMWD selects the input clock.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	All 1	_	Reserved
				These bits are always read as 1.
3	CKS3	1	R/W	Clock Select 3 to 0
2	CKS2	1	R/W	Select the clock to be input to TCWD.
1	CKS1	1	R/W	1000: Internal clock: counts on $\phi/64$
0	CKS0	1	R/W	1001: Internal clock: counts on $\phi/128$
				1010: Internal clock: counts on $\phi/256$
				1011: Internal clock: counts on $\phi/512$
				1100: Internal clock: counts on $\phi/1024$
				1101: Internal clock: counts on $\phi/2048$
				1110: Internal clock: counts on $\phi/4096$
				1111: Internal clock: counts on $\phi$ 8192
				0XXX: Internal oscillator
				For the internal oscillator overflow periods, see section 21, Electrical Characteristics.

Legend X: Don't care.



## 13.3 Operation

The watchdog timer is provided with an 8-bit counter. If 1 is written to WDON while writing 0 to B2WI when the TCSRWE bit in TCSRWD is set to 1, TCWD begins counting up. (To operate the watchdog timer, two write accesses to TCSRWD are required.) When a clock pulse is input after the TCWD count value has reached H'FF, the watchdog timer overflows and an internal reset signal is generated. The internal reset signal is output for a period of 256  $\phi_{osc}$  clock cycles. TCWD is a writable counter, and when a value is set in TCWD, the count-up starts from that value. An overflow period in the range of 1 to 256 input clock cycles can therefore be set, according to the TCWD set value.

Figure 13.2 shows an example of watchdog timer operation.




Figure 13.2 Watchdog Timer Operation Example

Rev. 4.00, 03/04, page 178 of 400



# Section 14 Serial Communication Interface3 (SCI3)

Serial Communication Interface 3 (SCI3) can handle both asynchronous and clocked synchronous serial communication. In the asynchronous method, serial data communication can be carried out using standard asynchronous communication chips such as a Universal Asynchronous Receiver/Transmitter (UART) or an Asynchronous Communication Interface Adapter (ACIA). A function is also provided for serial communication between processors (multiprocessor communication function).

Figure 14.1 shows a block diagram of the SCI3.

## 14.1 Features

- Choice of asynchronous or clocked synchronous serial communication mode
- Full-duplex communication capability

The transmitter and receiver are mutually independent, enabling transmission and reception to be executed simultaneously.

Double-buffering is used in both the transmitter and the receiver, enabling continuous transmission and continuous reception of serial data.

- On-chip baud rate generator allows any bit rate to be selected
- External clock or on-chip baud rate generator can be selected as a transfer clock source.
- Six interrupt sources

Transmit-end, transmit-data-empty, receive-data-full, overrun error, framing error, and parity error.

Asynchronous mode

- Data length: 7 or 8 bits
- Stop bit length: 1 or 2 bits
- Parity: Even, odd, or none
- Receive error detection: Parity, overrun, and framing errors
- Break detection: Break can be detected by reading the RxD pin level directly in the case of a framing error

RENESAS

Clocked synchronous mode

- Data length: 8 bits
- Receive error detection: Overrun errors detected




Figure 14.1 Block Diagram of SCI3



## 14.2 Input/Output Pins

Table 14.1 shows the SCI3 pin configuration.

### Table 14.1 Pin Configuration

Pin Name	Abbreviation	I/O	Function
SCI3 clock	SCK3	I/O	SCI3 clock input/output
SCI3 receive data input	RXD	Input	SCI3 receive data input
SCI3 transmit data output	TXD	Output	SCI3 transmit data output

## 14.3 Register Descriptions

The SCI3 has the following registers.

- Receive shift register (RSR)
- Receive data register (RDR)
- Transmit shift register (TSR)
- Transmit data register (TDR)
- Serial mode register (SMR)
- Serial control register 3 (SCR3)
- Serial status register (SSR)
- Bit rate register (BRR)



#### 14.3.1 Receive Shift Register (RSR)

RSR is a shift register that is used to receive serial data input from the RxD pin and convert it into parallel data. When one byte of data has been received, it is transferred to RDR automatically. RSR cannot be directly accessed by the CPU.

### 14.3.2 Receive Data Register (RDR)

RDR is an 8-bit register that stores received data. When the SCI3 has received one byte of serial data, it transfers the received serial data from RSR to RDR, where it is stored. After this, RSR is receive-enabled. As RSR and RDR function as a double buffer in this way, continuous receive operations are possible. After confirming that the RDRF bit in SSR is set to 1, read RDR only once. RDR cannot be written to by the CPU. RDR is initialized to H'00.

## 14.3.3 Transmit Shift Register (TSR)

TSR is a shift register that transmits serial data. To perform serial data transmission, the SCI3 first transfers transmit data from TDR to TSR automatically, then sends the data that starts from the LSB to the TXD pin. TSR cannot be directly accessed by the CPU.

### 14.3.4 Transmit Data Register (TDR)

TDR is an 8-bit register that stores data for transmission. When the SCI3 detects that TSR is empty, it transfers the transmit data written in TDR to TSR and starts transmission. The doublebuffered structure of TDR and TSR enables continuous serial transmission. If the next transmit data has already been written to TDR during transmission of one-frame data, the SCI3 transfers the written data to TSR to continue transmission. To achieve reliable serial transmission, write transmit data to TDR only once after confirming that the TDRE bit in SSR is set to 1. TDR is initialized to H'FF.



## 14.3.5 Serial Mode Register (SMR)

SMR is used to set the SCI3's serial transfer format and select the on-chip baud rate generator clock source.

Bit	Bit Name	Initial Value	R/W	Description
7	COM	0	R/W	Communication Mode
				0: Asynchronous mode
				1: Clocked synchronous mode
6	CHR	0	R/W	Character Length (enabled only in asynchronous mode)
				0: Selects 8 bits as the data length.
				1: Selects 7 bits as the data length.
5	PE	0	R/W	Parity Enable (enabled only in asynchronous mode)
				When this bit is set to 1, the parity bit is added to transmit data before transmission, and the parity bit is checked in reception.
4	РМ	0	R/W	Parity Mode (enabled only when the PE bit is 1 in asynchronous mode)
				0: Selects even parity.
				1: Selects odd parity.
3	STOP	0	R/W	Stop Bit Length (enabled only in asynchronous mode)
				Selects the stop bit length in transmission.
				0: 1 stop bit
				1: 2 stop bits
				For reception, only the first stop bit is checked, regardless of the value in the bit. If the second stop bit is 0, it is treated as the start bit of the next transmit character.
2	MP	0	R/W	Multiprocessor Mode
				When this bit is set to 1, the multiprocessor communication function is enabled. The PE bit and PM bit settings are invalid. In clocked synchronous mode, this bit should be cleared to 0.



Bit	Bit Name	Initial Value	R/W	Description
1	CKS1	0	R/W	Clock Select 0 and 1
0	CKS0	0	R/W	These bits select the clock source for the on-chip baud rate generator.
				00: φ clock (n = 0)
				01:
				10:
				11: φ/64 clock (n = 3)
				For the relationship between the bit rate register setting and the baud rate, see section 14.3.8, Bit Rate Register (BRR). n is the decimal representation of the value of n in BRR (see section 14.3.8, Bit Rate Register (BRR)).

## 14.3.6 Serial Control Register 3 (SCR3)

SCR3 is a register that enables or disables SCI3 transfer operations and interrupt requests, and is also used to select the transfer clock source. For details on interrupt requests, refer to section 14.7, Interrupts.

Bit	Bit Name	Initial Value	R/W	Description
7	TIE	0	R/W	Transmit Interrupt Enable
				When this bit is set to 1, the TXI interrupt request is enabled.
6	RIE	0	R/W	Receive Interrupt Enable
				When this bit is set to 1, RXI and ERI interrupt requests are enabled.
5	TE	0	R/W	Transmit Enable
				When this bit is set to 1, transmission is enabled.
4	RE	0	R/W	Receive Enable
				When this bit is set to 1, reception is enabled.
3	MPIE	0	R/W	Multiprocessor Interrupt Enable (enabled only when the MP bit in SMR is 1 in asynchronous mode)
				When this bit is set to 1, receive data in which the multiprocessor bit is 0 is skipped, and setting of the RDRF, FER, and OER status flags in SSR is prohibited. On receiving data in which the multiprocessor bit is 1, this bit is automatically cleared and normal reception is resumed. For details, refer to section 14.6, Multiprocessor Communication Function.

Rev. 4.00, 03/04, page 184 of 400

Rit Nama	Initial Value	D/M	Description
			•
IEIE	0	H/VV	Transmit End Interrupt Enable
			When this bit is set to 1, the TEI interrupt request is enabled.
CKE1	0	R/W	Clock Enable 0 and 1
CKE0	0	R/W	Selects the clock source.
			Asynchronous mode:
			00: Internal baud rate generator
			01: Internal baud rate generator
			Outputs a clock of the same frequency as the bit rate from the SCK3 pin.
			10: External clock
			Inputs a clock with a frequency 16 times the bit rate from the SCK3 pin.
			11: Reserved
			Clocked synchronous mode:
			00: Internal clock (SCK3 pin functions as clock output)
			01: Reserved
			10: External clock (SCK3 pin functions as clock input)
			11: Reserved
	••••	Bit NameValueTEIE0CKE10	Bit NameValueR/WTEIE0R/WCKE10R/W

### 14.3.7 Serial Status Register (SSR)

SSR is a register containing status flags of the SCI3 and multiprocessor bits for transfer. 1 cannot be written to flags TDRE, RDRF, OER, PER, and FER; they can only be cleared.

Bit	Bit Name	Initial Value	R/W	Description
7	TDRE	1	R/W	Transmit Data Register Empty
				Displays whether TDR contains transmit data.
				[Setting conditions]
				• When the TE bit in SCR3 is 0
				When data is transferred from TDR to TSR
				[Clearing conditions]
				• When 0 is written to TDRE after reading TDRE = 1
				When the transmit data is written to TDR
6	RDRF	0	R/W	Receive Data Register Full
				Indicates that the received data is stored in RDR.
				[Setting condition]
				<ul> <li>When serial reception ends normally and receive data is transferred from RSR to RDR</li> </ul>
				[Clearing conditions]
				• When 0 is written to RDRF after reading RDRF = 1
				When data is read from RDR
5	OER	0	R/W	Overrun Error
				[Setting condition]
				When an overrun error occurs in reception
				[Clearing condition]
				• When 0 is written to OER after reading OER = 1
4	FER	0	R/W	Framing Error
				[Setting condition]
				When a framing error occurs in reception
				[Clearing condition]
				• When 0 is written to FER after reading FER = 1

Bit	Bit Name	Initial Value		Description
	2		R/W	Description
3	PER	0	R/W	Parity Error
				[Setting condition]
				When a parity error is generated during reception
				[Clearing condition]
				• When 0 is written to PER after reading PER = 1
2	TEND	1	R	Transmit End
				[Setting conditions]
				When the TE bit in SCR3 is 0
				• When TDRE = 1 at transmission of the last bit of a 1-
				byte serial transmit character
				[Clearing conditions]
				• When 0 is written to TEND after reading TEND = 1
				When the transmit data is written to TDR
1	MPBR	0	R	Multiprocessor Bit Receive
				MPBR stores the multiprocessor bit in the receive
				character data. When the RE bit in SCR3 is cleared to 0,
				its previous state is retained.
0	MPBT	0	R/W	Multiprocessor Bit Transfer
				MPBT stores the multiprocessor bit to be added to the transmit character data.



#### 14.3.8 Bit Rate Register (BRR)

BRR is an 8-bit register that adjusts the bit rate. The initial value of BRR is H'FF. Table 14.2 shows the relationship between the N setting in BRR and the n setting in bits CKS1 and CKS0 of SMR in asynchronous mode. Table 14.3 shows the maximum bit rate for each frequency in asynchronous mode. The values shown in both tables 14.2 and 14.3 are values in active (high-speed) mode. Table 14.4 shows the relationship between the N setting in BRR and the n setting in bits CKS1 and CKS0 in SMR in clocked synchronous mode. The values shown in table 14.4 are values in active (high-speed) mode. The N setting in BRR and error for other operating frequencies and bit rates can be obtained by the following formulas:

#### [Asynchronous Mode]

$$N = \frac{\phi}{64 \times 2^{2n-1} \times B} \times 10^6 - 1$$

Error (%) = 
$$\left\{\frac{\phi \times 10^{6}}{(N+1) \times B \times 64 \times 2^{2n-1}} - 1\right\} \times 100$$

#### [Clocked Synchronous Mode]

$$\mathsf{N} = \frac{\phi}{8 \times 2^{2\mathsf{n}-1} \times \mathsf{B}} \times 10^6 - 1$$

Note: B: Bit rate (bit/s)

- N: BRR setting for baud rate generator ( $0 \le N \le 255$ )
- φ: Operating frequency (MHz)
- n: CKS1 and CKS0 setting for SMR ( $0 \le N \le 3$ )



					Оре	rating Fre	quen	су ф (М	Hz)			
		2		2.097152			2.4576			3		
Bit Rate (bits/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	1	141	0.03	1	148	-0.04	1	174	-0.26	1	212	0.03
150	1	103	0.16	1	108	0.21	1	127	0.00	1	155	0.16
300	0	207	0.16	0	217	0.21	0	255	0.00	1	77	0.16
600	0	103	0.16	0	108	0.21	0	127	0.00	0	155	0.16
1200	0	51	0.16	0	54	-0.70	0	63	0.00	0	77	0.16
2400	0	25	0.16	0	26	1.14	0	31	0.00	0	38	0.16
4800	0	12	0.16	0	13	-2.48	0	15	0.00	0	19	-2.34
9600	0	6	-6.99	0	6	-2.48	0	7	0.00	0	9	-2.34
19200	0	2	8.51	0	2	13.78	0	3	0.00	0	4	-2.34
31250	0	1	0.00	0	1	4.86	0	1	22.88	0	2	0.00
38400	0	1	-18.62	0	1	-14.67	0	1	0.00	_	_	_

 Table 14.2
 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (1)

Legend

- : A setting is available but error occurs

		Operating Frequency φ (MHz)												
		3.6864			4			4.9152			5			
Bit Rate (bits/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)		
110	2	64	0.70	2	70	0.03	2	86	0.31	2	88	-0.25		
150	1	191	0.00	1	207	0.16	1	255	0.00	2	64	0.16		
300	1	95	0.00	1	103	0.16	1	127	0.00	1	129	0.16		
600	0	191	0.00	0	207	0.16	0	255	0.00	1	64	0.16		
1200	0	95	0.00	0	103	0.16	0	127	0.00	0	129	0.16		
2400	0	47	0.00	0	51	0.16	0	63	0.00	0	64	0.16		
4800	0	23	0.00	0	25	0.16	0	31	0.00	0	32	-1.36		
9600	0	11	0.00	0	12	0.16	0	15	0.00	0	15	1.73		
19200	0	5	0.00	0	6	-6.99	0	7	0.00	0	7	1.73		
31250	—	—	_	0	3	0.00	0	4	-1.70	0	4	0.00		
38400	0	2	0.00	0	2	8.51	0	3	0.00	0	3	1.73		

Rev. 4

		Operating Frequency $\phi$ (MHZ)											
		6			6.144	1		7.372	8		8		
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	
110	2	106	-0.44	2	108	0.08	2	130	-0.07	2	141	0.03	
150	2	77	0.16	2	79	0.00	2	95	0.00	2	103	0.16	
300	1	155	0.16	1	159	0.00	1	191	0.00	1	207	0.16	
600	1	77	0.16	1	79	0.00	1	95	0.00	1	103	0.16	
1200	0	155	0.16	0	159	0.00	0	191	0.00	0	207	0.16	
2400	0	77	0.16	0	79	0.00	0	95	0.00	0	103	0.16	
4800	0	38	0.16	0	39	0.00	0	47	0.00	0	51	0.16	
9600	0	19	-2.34	0	19	0.00	0	23	0.00	0	25	0.16	
19200	0	9	-2.34	0	9	0.00	0	11	0.00	0	12	0.16	
31250	0	5	0.00	0	5	2.40	0	6	5.33	0	7	0.00	
38400	0	4	-2.34	0	4	0.00	0	5	0.00	0	6	-6.99	

 Table 14.2
 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (2)

#### Operating Frequency $\phi$ (MHz)

#### **Operating Frequency** $\phi$ **(MHz)**

		9.830	4		10			12			12.88	8
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	174	-0.26	2	177	-0.25	2	212	0.03	2	217	0.08
150	2	127	0.00	2	129	0.16	2	155	0.16	2	159	0.00
300	1	255	0.00	2	64	0.16	2	77	0.16	2	79	0.00
600	1	127	0.00	1	129	0.16	1	155	0.16	1	159	0.00
1200	0	255	0.00	1	64	0.16	1	77	0.16	1	79	0.00
2400	0	127	0.00	0	129	0.16	0	155	0.16	0	159	0.00
4800	0	63	0.00	0	64	0.16	0	77	0.16	0	79	0.00
9600	0	31	0.00	0	32	-1.36	0	38	0.16	0	39	0.00
19200	0	15	0.00	0	15	1.73	0	19	-2.34	0	19	0.00
31250	0	9	-1.70	0	9	0.00	0	11	0.00	0	11	2.40
38400	0	7	0.00	0	7	1.73	0	9	-2.34	0	9	0.00

		14			14.74	56		16	
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	248	-0.17	3	64	0.70	3	70	0.03
150	2	181	0.16	2	191	0.00	2	207	0.16
300	2	90	0.16	2	95	0.00	2	103	0.16
600	1	181	0.16	1	191	0.00	1	207	0.16
1200	1	90	0.16	1	95	0.00	1	103	0.16
2400	0	181	0.16	0	191	0.00	0	207	0.16
4800	0	90	0.16	0	95	0.00	0	103	0.16
9600	0	45	-0.93	0	47	0.00	0	51	0.16
19200	0	22	-0.93	0	23	0.00	0	25	0.16
31250	0	13	0.00	0	14	-1.70	0	15	0.00
38400		_	_	0	11	0.00	0	12	0.16

 Table 14.2
 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (3)

Operating Frequency φ (MHz)

#### Operating Frequency $\phi$ (MHz)

					-	
		18			20	
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)
110	3	79	-0.12	3	88	-0.25
150	2	233	0.16	3	64	0.16
300	2	116	0.16	2	129	0.16
600	1	233	0.16	2	64	0.16
1200	1	116	0.16	1	129	0.16
2400	0	233	0.16	1	64	0.16
4800	0	116	0.16	0	129	0.16
9600	0	58	-0.96	0	64	0.16
19200	0	28	1.02	0	32	-1.36
31250	0	17	0.00	0	19	0.00
38400	0	14	-2.34	0	15	1.73
Laward						

RENESAS

Legend

-: A setting is available but error occurs.

φ (MHz)	Maximum Bit Rate (bit/s)	n	N	φ (MHz)	Maximum Bit Rate (bit/s)	n	N
2	62500	0	0	8	250000	0	0
2.097152	65536	0	0	9.8304	307200	0	0
2.4576	76800	0	0	10	312500	0	0
3	93750	0	0	12	375000	0	0
3.6864	115200	0	0	12.288	384000	0	0
4	125000	0	0	14	437500	0	0
4.9152	153600	0	0	14.7456	460800	0	0
5	156250	0	0	16	500000	0	0
6	187500	0	0	17.2032	537600	0	0
6.144	192000	0	0	18	562500	0	0
7.3728	230400	0	0	20	625000	0	0

 Table 14.3
 Maximum Bit Rate for Each Frequency (Asynchronous Mode)



		Operating Frequency φ (MHz)											
Bit Rate		2		4		8		10		16			
(bit/s)	n	Ν	n	Ν	n	Ν	n	Ν	n	Ν			
110	3	70			_		_						
250	2	124	2	249	3	124	_	—	3	249			
500	1	249	2	124	2	249	—	_	3	124			
1k	1	124	1	249	2	124	_	_	2	249			
2.5k	0	199	1	99	1	199	1	249	2	99			
5k	0	99	0	199	1	99	1	124	1	199			
10k	0	49	0	99	0	199	0	249	1	99			
25k	0	19	0	39	0	79	0	99	0	159			
50k	0	9	0	19	0	39	0	49	0	79			
100k	0	4	0	9	0	19	0	24	0	39			
250k	0	1	0	3	0	7	0	9	0	15			
500k	0	0*	0	1	0	3	0	4	0	7			
1M			0	0*	0	1	_	_	0	3			
2M					0	0*	_	_	0	1			
2.5M							0	0*	_	_			
4M									0	0*			

 Table 14.4
 Examples of BBR Setting for Various Bit Rates (Clocked Synchronous Mode)

 (1)

Legend

Blank : No setting is available.

- : A setting is available but error occurs.

\* : Continuous transfer is not possible.



# Table 14.4Examples of BRR Settings for Various Bit Rates (Clocked Synchronous Mode)<br/>(2)

Operating I	Frequency (	φ (MHz)
-------------	-------------	---------

	· ·						
Bit Rate		18		20			
(bit/s)	n	Ν	n	Ν			
110	_	_	_	_			
250	_		_	_			
500	3	140	3	155			
1k	3	69	3	77			
2.5k	2	112	2	124			
5k	1	224	1	249			
10k	1	112	1	124			
25k	0	179	0	199			
50k	0	89	0	99			
100k	0	44	0	49			
250k	0	17	0	19			
500k	0	8	0	9			
1M	0	4	0	4			
2M		_	_				
2.5M		_	0	1			
4M			—	_			

### Legend

Blank : No setting is available.

- : A setting is available but error occurs.
- \* : Continuous transfer is not possible.

### 14.4 Operation in Asynchronous Mode

Figure 14.2 shows the general format for asynchronous serial communication. One frame consists of a start bit (low level), followed by data (in LSB-first order), a parity bit (high or low level), and finally stop bits (high level). Inside the SCI3, the transmitter and receiver are independent units, enabling full duplex. Both the transmitter and the receiver also have a double-buffered structure, so data can be read or written during transmission or reception, enabling continuous data transfer.




Figure 14.2 Data Format in Asynchronous Communication

### 14.4.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external clock input at the SCK3 pin can be selected as the SCI3's serial clock source, according to the setting of the COM bit in SMR and the CKE0 and CKE1 bits in SCR3. When an external clock is input at the SCK3 pin, the clock frequency should be 16 times the bit rate used.

When the SCI3 is operated on an internal clock, the clock can be output from the SCK3 pin. The frequency of the clock output in this case is equal to the bit rate, and the phase is such that the rising edge of the clock is in the middle of the transmit data, as shown in figure 14.3.




Figure 14.3 Relationship between Output Clock and Transfer Data Phase (Asynchronous Mode)(Example with 8-Bit Data, Parity, Two Stop Bits)



#### 14.4.2 SCI3 Initialization

Follow the flowchart as shown in figure 14.4 to initialize the SCI3. When the TE bit is cleared to 0, the TDRE flag is set to 1. Note that clearing the RE bit to 0 does not initialize the contents of the RDRF, PER, FER, and OER flags, or the contents of RDR. When the external clock is used in asynchronous mode, the clock must be supplied even during initialization.




Figure 14.4 Sample SCI3 Initialization Flowchart

Renesas

### 14.4.3 Data Transmission

Figure 14.5 shows an example of operation for transmission in asynchronous mode. In transmission, the SCI3 operates as described below.

- 1. The SCI3 monitors the TDRE flag in SSR. If the flag is cleared to 0, the SCI3 recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
- 2. After transferring data from TDR to TSR, the SCI3 sets the TDRE flag to 1 and starts transmission. If the TIE bit is set to 1 at this time, a TXI interrupt request is generated. Continuous transmission is possible because the TXI interrupt routine writes next transmit data to TDR before transmission of the current transmit data has been completed.
- 3. The SCI3 checks the TDRE flag at the timing for sending the stop bit.
- 4. If the TDRE flag is 0, the data is transferred from TDR to TSR, the stop bit is sent, and then serial transmission of the next frame is started.
- 5. If the TDRE flag is 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then the "mark state" is entered, in which 1 is output. If the TEIE bit in SCR3 is set to 1 at this time, a TEI interrupt request is generated.
- 6. Figure 14.6 shows a sample flowchart for transmission in asynchronous mode.





Figure 14.5 Example SCI3 Operation in Transmission in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit)



- Read SSR and check that the TDRE flag is set to 1, then write transmit data to TDR. When data is written to TDR, the TDRE flag is automaticaly cleared to 0.
- [2] To continue serial transmission, read 1 from the TDRE flag to confirm that writing is possible, then write data to TDR. When data is written to TDR, the TDRE flag is automaticaly cleared to 0.
- [3] To output a break in serial transmission, after setting PCR to 1 and PDR to 0, clear TxD in PMR1 to 0, then clear the TE bit in SCR3 to 0.

Figure 14.6 Sample Serial Transmission Flowchart (Asynchronous Mode)

### 14.4.4 Serial Data Reception

Figure 14.7 shows an example of operation for reception in asynchronous mode. In serial reception, the SCI operates as described below.

- 1. The SCI3 monitors the communication line. If a start bit is detected, the SCI3 performs internal synchronization, receives data in RSR, and checks the parity bit and stop bit.
- 2. If an overrun error occurs (when reception of the next data is completed while the RDRF flag is still set to 1), the OER bit in SSR is set to 1. If the RIE bit in SCR3 is set to 1 at this time, an ERI interrupt request is generated. Receive data is not transferred to RDR.
- 3. If a parity error is detected, the PER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an ERI interrupt request is generated.
- 4. If a framing error is detected (when the stop bit is 0), the FER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an ERI interrupt request is generated.
- 5. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an RXI interrupt request is generated. Continuous reception is possible because the RXI interrupt routine reads the receive data transferred to RDR before reception of the next receive data has been completed.




Figure 14.7 Example SCI3 Operation in Reception in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit)


Table 14.5 shows the states of the SSR status flags and receive data handling when a receive error is detected. If a receive error is detected, the RDRF flag retains its state before receiving data. Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clear the OER, FER, PER, and RDRF bits to 0 before resuming reception. Figure 14.8 shows a sample flowchart for serial data reception.

	SSR S	Status Flag	9		
RDRF*	OER	FER	PER	Receive Data	Receive Error Type
1	1	0	0	Lost	Overrun error
0	0	1	0	Transferred to RDR	Framing error
0	0	0	1	Transferred to RDR	Parity error
1	1	1	0	Lost	Overrun error + framing error
1	1	0	1	Lost	Overrun error + parity error
0	0	1	1	Transferred to RDR	Framing error + parity error
1	1	1	1	Lost	Overrun error + framing error + parity error

#### Table 14.5 SSR Status Flags and Receive Data Handling

Note: \* The RDRF flag retains the state it had before data reception.





- Read the OER, PER, and FER flags in SSR to identify the error. If a receive error occurs, performs the appropriate error processing.
- [2] Read SSR and check that RDRF = 1, then read the receive data in RDR. The RDRF flag is cleared automatically.
- [3] To continue serial reception, before the stop bit for the current frame is received, read the RDRF flag and read RDR.

The RDRF flag is cleared automatically.

[4] If a receive error occurs, read the OER, PER, and FER flags in SSR to identify the error. After performing the appropriate error processing, ensure that the OER, PER, and FER flags are all cleared to 0. Reception cannot be resumed if any of these flags are set to 1. In the case of a framing error, a break can be detected by reading the value of the input port corresponding to the RxD pin.

Figure 14.8 Sample Serial Data Reception Flowchart (Asynchronous mode) (1)




Figure 14.8 Sample Serial Reception Data Flowchart (2)

### 14.5 Operation in Clocked Synchronous Mode

Figure 14.9 shows the general format for clocked synchronous communication. In clocked synchronous mode, data is transmitted or received synchronous with clock pulses. A single character in the transmit data consists of the 8-bit data starting from the LSB. In clocked synchronous serial communication, data on the transmission line is output from one falling edge of the serial clock to the next. In clocked synchronous mode, the SCI3 receives data in synchronous with the rising edge of the serial clock. After 8-bit data is output, the transmission line holds the MSB state. In clocked synchronous mode, no parity or multiprocessor bit is added. Inside the SCI3, the transmitter and receiver are independent units, enabling full-duplex communication through the use of a common clock. Both the transmitter and the receiver also have a double-buffered structure, so data can be read or written during transmission or reception, enabling continuous data transfer.





Figure 14.9 Data Format in Clocked Synchronous Communication

### 14.5.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external synchronization clock input at the SCK3 pin can be selected, according to the setting of the COM bit in SMR and CKE0 and CKE1 bits in SCR3. When the SCI3 is operated on an internal clock, the serial clock is output from the SCK3 pin. Eight serial clock pulses are output in the transfer of one character, and when no transfer is performed the clock is fixed high.

### 14.5.2 SCI3 Initialization

Before transmitting and receiving data, the SCI3 should be initialized as described in a sample flowchart in figure 14.4.



### 14.5.3 Serial Data Transmission

Figure 14.10 shows an example of SCI3 operation for transmission in clocked synchronous mode. In serial transmission, the SCI3 operates as described below.

- 1. The SCI3 monitors the TDRE flag in SSR, and if the flag is 0, the SCI recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
- 2. The SCI3 sets the TDRE flag to 1 and starts transmission. If the TIE bit in SCR3 is set to 1 at this time, a transmit data empty interrupt (TXI) is generated.
- 3. 8-bit data is sent from the TxD pin synchronized with the output clock when output clock mode has been specified, and synchronized with the input clock when use of an external clock has been specified. Serial data is transmitted sequentially from the LSB (bit 0), from the TXD pin.
- 4. The SCI checks the TDRE flag at the timing for sending the MSB (bit 7).
- 5. If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, and serial transmission of the next frame is started.
- 6. If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, and the TDRE flag maintains the output state of the last bit. If the TEIE bit in SCR3 is set to 1 at this time, a TEI interrupt request is generated.
- 7. The SCK3 pin is fixed high.

Figure 14.11 shows a sample flowchart for serial data transmission. Even if the TDRE flag is cleared to 0, transmission will not start while a receive error flag (OER, FER, or PER) is set to 1. Make sure that the receive error flags are cleared to 0 before starting transmission.




Figure 14.10 Example of SCI3 Operation in Transmission in Clocked Synchronous Mode




Figure 14.11 Sample Serial Transmission Flowchart (Clocked Synchronous Mode)



### 14.5.4 Serial Data Reception (Clocked Synchronous Mode)

Figure 14.12 shows an example of SCI3 operation for reception in clocked synchronous mode. In serial reception, the SCI3 operates as described below.

- 1. The SCI3 performs internal initialization synchronous with a synchronous clock input or output, starts receiving data.
- 2. The SCI3 stores the received data in RSR.
- 3. If an overrun error occurs (when reception of the next data is completed while the RDRF flag in SSR is still set to 1), the OER bit in SSR is set to 1. If the RIE bit in SCR3 is set to 1 at this time, an ERI interrupt request is generated, receive data is not transferred to RDR, and the RDRF flag remains to be set to 1.
- 4. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an RXI interrupt request is generated.




Figure 14.12 Example of SCI3 Reception Operation in Clocked Synchronous Mode

Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clear the OER, FER, PER, and RDRF bits to 0 before resuming reception. Figure 14.13 shows a sample flowchart for serial data reception.

Renesas




Figure 14.13 Sample Serial Reception Flowchart (Clocked Synchronous Mode)



#### 14.5.5 Simultaneous Serial Data Transmission and Reception

Figure 14.14 shows a sample flowchart for simultaneous serial transmit and receive operations. The following procedure should be used for simultaneous serial data transmit and receive operations. To switch from transmit mode to simultaneous transmit and receive mode, after checking that the SCI3 has finished transmission and the TDRE and TEND flags are set to 1, clear TE to 0. Then simultaneously set TE and RE to 1 with a single instruction. To switch from receive mode to simultaneous transmit and receive mode, after checking that the SCI3 has finished receive mode, after checking that the SCI3 has finished receive mode, after checking that the SCI3 has finished receive mode to simultaneous transmit and receive mode, after checking that the SCI3 has finished reception, clear RE to 0. Then after checking that the RDRF and receive error flags (OER, FER, and PER) are cleared to 0, simultaneously set TE and RE to 1 with a single instruction.






Figure 14.14 Sample Flowchart of Simultaneous Serial Transmit and Receive Operations (Clocked Synchronous Mode)


### 14.6 Multiprocessor Communication Function


Use of the multiprocessor communication function enables data transfer between a number of processors sharing communication lines by asynchronous serial communication using the multiprocessor format, in which a multiprocessor bit is added to the transfer data. When multiprocessor communication is performed, each receiving station is addressed by a unique ID code. The serial communication cycle consists of two component cycles; an ID transmission cycle that specifies the receiving station, and a data transmission cycle. The multiprocessor bit is used to differentiate between the ID transmission cycle and the data transmission cycle. If the multiprocessor bit is 1, the cycle is an ID transmission cycle; if the multiprocessor bit is 0, the cycle is a data transmission cycle. Figure 14.15 shows an example of inter-processor communication with which it wants to perform serial communication as data with a 1 multiprocessor bit added. It then sends transmit data as data with a 0 multiprocessor bit added. When data with a 1 multiprocessor bit is received, the receiving station compares that data with its own ID. The station whose ID matches then receives the data sent next. Stations whose IDs do not match continue to skip data until data with a 1 multiprocessor bit is again received.

The SCI3 uses the MPIE bit in SCR3 to implement this function. When the MPIE bit is set to 1, transfer of receive data from RSR to RDR, error flag detection, and setting the SSR status flags, RDRF, FER, and OER to 1, are inhibited until data with a 1 multiprocessor bit is received. On reception of a receive character with a 1 multiprocessor bit, the MPBR bit in SSR is set to 1 and the MPIE bit is automatically cleared, thus normal reception is resumed. If the RIE bit in SCR3 is set to 1 at this time, an RXI interrupt is generated.

When the multiprocessor format is selected, the parity bit setting is rendered invalid. All other bit settings are the same as those in normal asynchronous mode. The clock used for multiprocessor communication is the same as that in normal asynchronous mode.







#### 14.6.1 Multiprocessor Serial Data Transmission

Figure 14.16 shows a sample flowchart for multiprocessor serial data transmission. For an ID transmission cycle, set the MPBT bit in SSR to 1 before transmission. For a data transmission cycle, clear the MPBT bit in SSR to 0 before transmission. All other SCI3 operations are the same as those in asynchronous mode.






Figure 14.16 Sample Multiprocessor Serial Transmission Flowchart

### 14.6.2 Multiprocessor Serial Data Reception

Figure 14.17 shows a sample flowchart for multiprocessor serial data reception. If the MPIE bit in SCR3 is set to 1, data is skipped until data with a 1 multiprocessor bit is received. On receiving data with a 1 multiprocessor bit, the receive data is transferred to RDR. An RXI interrupt request is generated at this time. All other SCI3 operations are the same as in asynchronous mode. Figure 14.18 shows an example of SCI3 operation for multiprocessor format reception.

Rev. 4.00, 03/04, page 212 of 400






Figure 14.17 Sample Multiprocessor Serial Reception Flowchart (1)




Figure 14.17 Sample Multiprocessor Serial Reception Flowchart (2)







Figure 14.18 Example of SCI3 Operation in Reception Using Multiprocessor Format (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)



### 14.7 Interrupts

The SCI3 creates the following six interrupt requests: transmission end, transmit data empty, receive data full, and receive errors (overrun error, framing error, and parity error). Table 14.6 shows the interrupt sources.

Interrupt Requests	Abbreviation	Interrupt Sources
Receive Data Full	RXI	Setting RDRF in SSR
Transmit Data Empty	ТХІ	Setting TDRE in SSR
Transmission End	TEI	Setting TEND in SSR
Receive Error	ERI	Setting OER, FER, and PER in SSR

<b>Table 14.6</b>	SCI3	Interrupt Requests	
-------------------	------	--------------------	--

The initial value of the TDRE flag in SSR is 1. Thus, when the TIE bit in SCR3 is set to 1 before transferring the transmit data to TDR, a TXI interrupt request is generated even if the transmit data is not ready. The initial value of the TEND flag in SSR is 1. Thus, when the TEIE bit in SCR3 is set to 1 before transferring the transmit data to TDR, a TEI interrupt request is generated even if the transmit data has not been sent. It is possible to make use of the most of these interrupt requests efficiently by transferring the transmit data to TDR in the interrupt routine. To prevent the generation of these interrupt requests (TXI and TEI), set the enable bits (TIE and TEIE) that correspond to these interrupt requests to 1, after transferring the transmit data to TDR.



### 14.8 Usage Notes

#### 14.8.1 Break Detection and Processing

When framing error detection is performed, a break can be detected by reading the RxD pin value directly. In a break, the input from the RxD pin becomes all 0, setting the FER flag, and possibly the PER flag. Note that as the SCI3 continues the receive operation after receiving a break, even if the FER flag is cleared to 0, it will be set to 1 again.

### 14.8.2 Mark State and Break Sending

When TE is 0, the TxD pin is used as an I/O port whose direction (input or output) and level are determined by PCR and PDR. This can be used to set the TxD pin to mark state (high level) or send a break during serial data transmission. To maintain the communication line at mark state until TE is set to 1, set both PCR and PDR to 1. As TE is cleared to 0 at this point, the TxD pin becomes an I/O port, and 1 is output from the TxD pin. To send a break during serial transmission, first set PCR to 1 and PDR to 0, and then clear TE to 0. When TE is cleared to 0, the transmitter is initialized regardless of the current transmission state, the TxD pin becomes an I/O port, and 0 is output from the TxD pin.

### 14.8.3 Receive Error Flags and Transmit Operations (Clocked Synchronous Mode Only)

Transmission cannot be started when a receive error flag (OER, PER, or FER) is set to 1, even if the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 before starting transmission. Note also that receive error flags cannot be cleared to 0 even if the RE bit is cleared to 0.



#### 14.8.4 Receive Data Sampling Timing and Reception Margin in Asynchronous Mode

In asynchronous mode, the SCI3 operates on a basic clock with a frequency of 16 times the transfer rate. In reception, the SCI3 samples the falling edge of the start bit using the basic clock, and performs internal synchronization. Receive data is latched internally at the rising edge of the 8th pulse of the basic clock as shown in figure 14.19.

Thus, the reception margin in asynchronous mode is given by formula (1) below.

$$M = \left\{ (0.5 - \frac{1}{2N}) - \frac{D - 0.5}{N} - (L - 0.5) F \right\} \times 100(\%)$$

... Formula (1)

Where N : Ratio of bit rate to clock (N = 16)

- D : Clock duty (D = 0.5 to 1.0)
- L : Frame length (L = 9 to 12)
- F : Absolute value of clock rate deviation

Assuming values of F (absolute value of clock rate deviation) = 0 and D (clock duty) = 0.5 in formula (1), the reception margin can be given by the formula.

 $M = \{0.5 - 1/(2 \times 16)\} \times 100 \ [\%] = 46.875\%$ 

However, this is only the computed value, and a margin of 20% to 30% should be allowed for in system design.




Figure 14.19 Receive Data Sampling Timing in Asynchronous Mode

## Section 15 I<sup>2</sup>C Bus Interface 2 (IIC2)

The I<sup>2</sup>C bus interface 2 conforms to and provides a subset of the Philips I<sup>2</sup>C bus (inter-IC bus) interface functions. The register configuration that controls the I<sup>2</sup>C bus differs partly from the Philips configuration, however.

Figure 15.1 shows a block diagram of the I<sup>2</sup>C bus interface 2.

Figure 15.2 shows an example of I/O pin connections to external circuits.

### 15.1 Features

- Selection of I<sup>2</sup>C format or clocked synchronous serial format
- Continuous transmission/reception

Since the shift register, transmit data register, and receive data register are independent from each other, the continuous transmission/reception can be performed.

I<sup>2</sup>C bus format

- Start and stop conditions generated automatically in master mode
- Selection of acknowledge output levels when receiving
- Automatic loading of acknowledge bit when transmitting
- Bit synchronization/wait function

In master mode, the state of SCL is monitored per bit, and the timing is synchronized automatically.

If transmission/reception is not yet possible, set the SCL to low until preparations are completed.

• Six interrupt sources

Transmit data empty (including slave-address match), transmit end, receive data full (including slave-address match), arbitration lost, NACK detection, and stop condition detection

• Direct bus drive

Two pins, SCL and SDA pins, function as NMOS open-drain outputs when the bus drive function is selected.

RENESAS

Clocked synchronous format

• Four interrupt sources

Transmit-data-empty, transmit-end, receive-data-full, and overrun error




Figure 15.1 Block Diagram of I<sup>2</sup>C Bus Interface 2






Figure 15.2 External Circuit Connections of I/O Pins

### 15.2 Input/Output Pins

Table 15.1 summarizes the input/output pins used by the I<sup>2</sup>C bus interface 2.

### Table 15.1I<sup>2</sup>C Bus Interface Pins

Name	Abbreviation	I/O	Function
Serial clock	SCL	I/O	IIC serial clock input/output
Serial data	SDA	I/O	IIC serial data input/output

### **15.3 Register Descriptions**

The I<sup>2</sup>C bus interface 2 has the following registers:

- I<sup>2</sup>C bus control register 1 (ICCR1)
- I<sup>2</sup>C bus control register 2 (ICCR2)
- I<sup>2</sup>C bus mode register (ICMR)
- I<sup>2</sup>C bus interrupt enable register (ICIER)
- I<sup>2</sup>C bus status register (ICSR)
- I<sup>2</sup>C bus slave address register (SAR)
- I<sup>2</sup>C bus transmit data register (ICDRT)
- I<sup>2</sup>C bus receive data register (ICDRR)



• I<sup>2</sup>C bus shift register (ICDRS)

### 15.3.1 I<sup>2</sup>C Bus Control Register 1 (ICCR1)

ICCR1 enables or disables the  $I^2C$  bus interface 2, controls transmission or reception, and selects master or slave mode, transmission or reception, and transfer clock frequency in master mode.

Bit	Bit Name	Initial Value	R/W	Description
7	ICE	0	R/W	I <sup>2</sup> C Bus Interface Enable
				0: This module is halted. (SCL and SDA pins are set to port function.)
				1: This bit is enabled for transfer operations. (SCL and SDA pins are bus drive state.)
6	RCVD	0	R/W	Reception Disable
				This bit enables or disables the next operation when TRS is 0 and ICDRR is read.
				0: Enables next reception
				1: Disables next reception
5	MST	0	R/W	Master/Slave Select
4	TRS	0	R/W	Transmit/Receive Select
				In master mode with the I <sup>2</sup> C bus format, when arbitration is lost, MST and TRS are both reset by hardware, causing a transition to slave receive mode. Modification of the TRS bit should be made between transfer frames.
				After data receive has been started in slave receive mode, when the first seven bits of the receive data agree with the slave address that is set to SAR and the eighth bit is 1, TRS is automatically set to 1. If an overrun error occurs in master mode with the clock synchronous serial format, MST is cleared to 0 and slave receive mode is entered.
				Operating modes are described below according to MST and TRS combination. When clocked synchronous serial format is selected and MST is 1, clock is output.
				00: Slave receive mode
				01: Slave transmit mode
				10: Master receive mode
				11: Master transmit mode

Bit	Bit Name	Initial Value	R/W	Description
3	CKS3	0	R/W	Transfer Clock Select 3 to 0
2	CKS2	0	R/W	These bits should be set according to the necessary
1	CKS1	0	R/W	transfer rate (see table 15.2) in master mode. In slave mode, these bits are used for reservation of the setup time
0	CKS0	0	R/W	in transmit mode. The time is 10 $t_{cyc}$ when CKS3 = 0 and 20 $t_{cyc}$ when CKS3 = 1.

### Table 15.2Transfer Rate

Bit 3	Bit 2	Bit 1	Bit 0		Transfer	Rate			
CKS3	CKS2	CKS1	CKS0	Clock	φ=5 MHz	φ=8 MHz	φ=10 MHz	φ=16 MHz	φ=20 MHz
0	0	0	0	ф/28	179 kHz	286 kHz	357 kHz	571 kHz	714 kHz
			1	φ/40	125 kHz	200 kHz	250 kHz	400 kHz	500 kHz
		1	0	φ/48	104 kHz	167 kHz	208 kHz	333 kHz	417 kHz
			1	ф/64	78.1 kHz	125 kHz	156 kHz	250 kHz	313 kHz
	1	0	0	φ/80	62.5 kHz	100 kHz	125 kHz	200 kHz	250 kHz
			1	φ/100	50.0 kHz	80.0 kHz	100 kHz	160 kHz	200 kHz
		1	0	¢/112	44.6 kHz	71.4 kHz	89.3 kHz	143 kHz	179 kHz
			1	¢/128	39.1 kHz	62.5 kHz	78.1 kHz	125 kHz	156 kHz
1	0	0	0	ф/56	89.3 kHz	143 kHz	179 kHz	286 kHz	357 kHz
			1	ф/80	62.5 kHz	100 kHz	125 kHz	200 kHz	250 kHz
		1	0	ф/96	52.1 kHz	83.3 kHz	104 kHz	167 kHz	208 kHz
			1	ф/128	39.1 kHz	62.5 kHz	78.1 kHz	125 kHz	156 kHz
	1	0	0	ф/160	31.3 kHz	50.0 kHz	62.5 kHz	100 kHz	125 kHz
			1	ф/200	25.0 kHz	40.0 kHz	50.0 kHz	80.0 kHz	100 kHz
		1	0	¢/224	22.3 kHz	35.7 kHz	44.6 kHz	71.4 kHz	89.3 kHz
			1	ф/256	19.5 kHz	31.3 kHz	39.1 kHz	62.5 kHz	78.1 kHz

### 15.3.2 I<sup>2</sup>C Bus Control Register 2 (ICCR2)

ICCR1 issues start/stop conditions, manipulates the SDA pin, monitors the SCL pin, and controls reset in the control part of the  $I^2C$  bus interface 2.

Bit	Bit Name	Initial Value	R/W	Description
7	BBSY	0	R/W	Bus Busy
				This bit enables to confirm whether the $I^2C$ bus is occupied or released and to issue start/stop conditions in master mode. With the clocked synchronous serial format, this bit has no meaning. With the $I^2C$ bus format, this bit is set to 1 when the SDA level changes from high to low under the condition of SCL = high, assuming that the start condition has been issued. This bit is cleared to 0 when the SDA level changes from low to high under the condition of SCL = high, assuming that the stop condition has been issued. Write 1 to BBSY and 0 to SCP to issue a start condition. Follow this procedure when also re- transmitting a start condition. Write 0 in BBSY and 0 in SCP to issue a stop condition. To issue start/stop conditions, use the MOV instruction.
6	SCP	1	W	Start/Stop Issue Condition Disable
				The SCP bit controls the issue of start/stop conditions in master mode.
				To issue a start condition, write 1 in BBSY and 0 in SCP. A retransmit start condition is issued in the same way. To issue a stop condition, write 0 in BBSY and 0 in SCP. This bit is always read as 1. If 1 is written, the data is not stored.
5	SDAO	1	R/W	SDA Output Value Control
				This bit is used with SDAOP when modifying output level of SDA. This bit should not be manipulated during transfer.
				0: When reading, SDA pin outputs low.
				When writing, SDA pin is changed to output low.
				1: When reading, SDA pin outputs high.
				When writing, SDA pin is changed to output Hi-Z (outputs high by external pull-up resistance).

Bit	Bit Name	Initial Value	R/W	Description	
4	SDAOP	1	R/W	W SDAO Write Protect	
				This bit controls change of output level of the SDA pin by modifying the SDAO bit. To change the output level, clear SDAO and SDAOP to 0 or set SDAO to 1 and clear SDAOP to 0 by the MOV instruction. This bit is always read as 1.	
3	SCLO	1	R	This bit monitors SCL output level. When SCLO is 1, SCL pin outputs high. When SCLO is 0, SCL pin outputs low.	
2	—	1	—	Reserved	
				This bit is always read as 1, and cannot be modified.	
1	IICRST	0	R/W	IIC Control Part Reset	
				This bit resets the control part except for I <sup>2</sup> C registers. If this bit is set to 1 when hang-up occurs because of communication failure during I <sup>2</sup> C operation, I <sup>2</sup> C control part can be reset without setting ports and initializing registers.	
0	_	1		Reserved	
				This bit is always read as 1, and cannot be modified.	

## 15.3.3 I<sup>2</sup>C Bus Mode Register (ICMR)

ICMR selects whether the MSB or LSB is transferred first, performs master mode wait control, and selects the transfer bit count.

Bit	Bit Name	Initial Value	R/W	Description
7	MLS	0	R/W MSB-First/LSB-First Select	
				0: MSB-first
				1: LSB-first
				Set this bit to 0 when the I <sup>2</sup> C bus format is used.
6	WAIT	0	R/W	Wait Insertion Bit
				In master mode with the I <sup>2</sup> C bus format, this bit selects whether to insert a wait after data transfer except the acknowledge bit. When WAIT is set to 1, after the fall of the clock for the final data bit, low period is extended for two transfer clocks. If WAIT is cleared to 0, data and acknowledge bits are transferred consecutively with no wait inserted.
				The setting of this bit is invalid in slave mode with the l <sup>2</sup> C bus format or with the clocked synchronous serial format.



		Initial				
Bit	Bit Name	Value	R/W	Description		
5, 4		All 1		Reserved		
				These bits are alway	ys read as 1, and cannot be modified.	
3	BCWP	1	R/W	BC Write Protect		
				This bit controls the BC2 to BC0 modifications. When modifying BC2 to BC0, this bit should be cleared to 0 and use the MOV instruction. In clock synchronous serial mode, BC should not be modified.		
				0: When writing, val	ues of BC2 to BC0 are set.	
				1: When reading, 1 i	is always read.	
				When writing, settings of BC2 to BC0 are invalid.		
2	BC2	0	R/W	Bit Counter 2 to 0		
1	BC1	0	R/W	These bits specify the number of bits to be transferred		
0	BC0	0	R/W	next. When read, the remaining number of transfer bits is indicated. With the I <sup>2</sup> C bus format, the data is transferred with one addition acknowledge bit. Bit BC2 to BC0 settings should be made during an interval between transfer frames. If bits BC2 to BC0 are set to a value other than 000, the setting should be made while the SCL pin is low. The value returns to 000 at the end of a data transfer, including the acknowledge bit. With the clock synchronous serial format, these bits should not be modified.		
				I <sup>2</sup> C Bus Format	Clock Synchronous Serial Format	
				000: 9 bits	000: 8 bits	
				001: 2 bits	001: 1 bits	
				010: 3 bits	010: 2 bits	
				011: 4 bits	011: 3 bits	
				100: 5 bits	100: 4 bits	
				101: 6 bits	101: 5 bits	
				110: 7 bits	110: 6 bits	
				111: 8 bits	111: 7 bits	

## 15.3.4 I<sup>2</sup>C Bus Interrupt Enable Register (ICIER)

ICIER enables or disables interrupt sources and acknowledge bits, sets acknowledge bits to be transferred, and confirms acknowledge bits to be received.

Bit         Bit Name         Value         R/W         Description           7         TIE         0         R/W         Transmit Interrupt Enable           7         TIE         0         R/W         Transmit Interrupt Enable           When the TDRE bit in ICSR is set to 1, this bit enables or disables the transmit data empty interrupt request (TXI) is disabled.         1: Transmit data empty interrupt request (TXI) is enabled.           6         TEIE         0         R/W         Transmit End Interrupt Enable           This bit enables or disables the transmit end interrupt (TEI) at the rising of the ninth clock while the TDRE bit in ICSR is 1. TEI can be canceled by clearing the TEND bit or the TEIE bit to 0.         0: Transmit end interrupt request (TEI) is disabled.           5         RIE         0         R/W         Receive Interrupt Enable           This bit enables or disables the receive data full interrupt request (RXI) and the overrun error interrupt request (ERI) with the clocked synchronous format, when a receive data is transferred from ICDRS to ICDRR and the RDRF bit in ICSR is set to 1. RXI can be canceled by clearing the RDRF or RIE bit to 0.           4         NAKIE         0         R/W         NACK Receive Interrupt request (RXI) and overrun error interrupt request (RXI) and the cocked synchronous format are enabled.           4	Bit	Bit Name	Initial Value		Description	
<ul> <li>When the TDRE bit in ICSR is set to 1, this bit enables or disables the transmit data empty interrupt (TXI).</li> <li>0: Transmit data empty interrupt request (TXI) is disabled.</li> <li>1: Transmit data empty interrupt request (TXI) is enabled.</li> <li>6 TEIE 0 R/W Transmit End Interrupt Enable</li> <li>This bit enables or disables the transmit end interrupt (TEI) at the rising of the ninth clock while the TDRE bit in ICSR is 1. TEI can be canceled by clearing the TEND bit or the TEIE bit to 0.</li> <li>0: Transmit end interrupt request (TEI) is disabled.</li> <li>1: Transmit end interrupt request (TEI) is disabled.</li> <li>5 RIE 0 R/W Receive Interrupt Enable</li> <li>This bit enables or disables the receive data full interrupt request (RXI) and the overrun error interrupt request (CRI) with the clocked synchronous format, when a receive data full interrupt request (RXI) and overrun error interrupt request (RXI) and the overrun error (setting of the OVE bit in ICSR are set to 1. NAKI can be canceled by clearing the NACKF, OVE, or NAKIE bit to 0.</li> <l< th=""><th></th><th></th><th></th><th>-</th><th></th></l<></ul>				-		
disables the transmit data empty interrupt (TXI).         0: Transmit data empty interrupt request (TXI) is disabled.         1: Transmit data empty interrupt request (TXI) is enabled.         6       TEIE       0       R/W       Transmit End Interrupt Enable         This bit enables or disables the transmit end interrupt (TEI) at the rising of the ninth clock while the TDRE bit in ICSR is 1. TEI can be canceled by clearing the TEND bit or the TEIE bit to 0.       0: Transmit end interrupt request (TEI) is disabled.         5       RIE       0       R/W       Receive Interrupt Enable         5       RIE       0       R/W       Receive Interrupt Enable         5       RIE       0       R/W       Receive Interrupt request (TEI) is enabled.         5       RIE       0       R/W       Receive Interrupt Tequest (TEI) is on the rupt request (CRI) with the clocked synchronous format, when a receive data is transferred from ICDRS to ICDRR and the RDRF bit in ICSR is set to 1. RXI can be canceled by clearing the RDRF or RIE bit to 0.         0       Receive data full interrupt request (RXI) and overrun error interrupt request (CRI) with the clocked synchronous format are enabled.         4       NAKIE       0       R/W       NACK Receive Interrupt Enable         This bit enables or disables the NACKF receive interrupt request (NAKI) and the overrun error (	/		0	H/VV		
1: Transmit data empty interrupt request (TXI) is enabled.         6       TEIE       0       R/W       Transmit End Interrupt Enable         This bit enables or disables the transmit end interrupt (TEI) at the rising of the ninth clock while the TDRE bit in ICSR is 1. TEI can be canceled by clearing the TEND bit or the TEIE bit to 0.       0: Transmit end interrupt request (TEI) is disabled.         5       RIE       0       R/W       Receive Interrupt enquest (TEI) is enabled.         5       RIE       0       R/W       Receive Interrupt enquest (TEI) is enabled.         5       RIE       0       R/W       Receive Interrupt enquest (TEI) is disabled.         1: Transmit end interrupt request (TEI) is disabled.       1: Transmit end interrupt request (TEI) is enabled.         5       RIE       0       R/W       Receive late full interrupt request (TEI) is enabled.         6       THE       0       R/W       Receive late full interrupt request (TEI) is enabled.         5       RIE       0       R/W       Receive late full interrupt request (TEI) is disabled.         6       RIE       0       R/W       Receive data full interrupt request (RXI) and overrun receive data full interrupt request (RXI) and overrun error interr						
6       TEIE       0       R/W       Transmit End Interrupt Enable         This bit enables or disables the transmit end interrupt (TEI) at the rising of the ninth clock while the TDRE bit in ICSR is 1. TEI can be canceled by clearing the TEND bit or the TEIE bit to 0.       0: Transmit end interrupt request (TEI) is disabled.         5       RIE       0       R/W       Receive Interrupt Enable         This bit enables or disables the receive data full interrupt request (RXI) and the overrun error interrupt request (ERI) with the clocked synchronous format, when a receive data is transferred from ICDRS to ICDRR and the RDRF bit in ICSR is set to 1. RXI can be canceled by clearing the RDRF or RIE bit to 0.         0:       Receive data full interrupt request (RXI) and overrun error interrupt request (ERI) with the clocked synchronous format are disabled.         1:       Receive data full interrupt request (RXI) and overrun error interrupt request (NAKI) and overrun error interrupt request (RXI) and overrun error interrupt request (NAKI) and the overun error interrupt request (NA					0: Transmit data empty interrupt request (TXI) is disabled.	
This bit enables or disables the transmit end interrupt (TEI) at the rising of the ninth clock while the TDRE bit in ICSR is 1. TEI can be canceled by clearing the TEND bit or the TEIE bit to 0.         0: Transmit end interrupt request (TEI) is disabled.         1: Transmit end interrupt request (TEI) is enabled.         5       RIE       0       R/W       Receive Interrupt Enable         This bit enables or disables the receive data full interrupt request (RXI) and the overrun error interrupt request (ERI) with the clocked synchronous format, when a receive data is transferred from ICDRS to ICDRR and the RDRF bit in ICSR is set to 1. RXI can be canceled by clearing the RDRF or RIE bit to 0.         0: Receive data full interrupt request (RXI) and overrun error interrupt request (ERI) with the clocked synchronous format are disabled.         1: Receive data full interrupt request (RXI) and overrun error interrupt request (ERI) with the clocked synchronous format are disabled.         4       NAKIE       0       R/W       NACK Receive Interrupt Enable         This bit enables or disables the NACK receive interrupt request (NAKI) and the overrun error (setting of the OVE bit in ICSR) interrupt request (ERI) with the clocked synchronous format are enabled.         4       NAKIE       0       R/W       NACK Receive Interrupt Enable         This bit enables or disables the NACK receive interrupt request (NAKI) and the overrun error (setting of the OVE bit in ICSR) interrupt request (ERI) with the clocked synchronous format, when the NACKF and AL bits in ICSR are set to 1. NAKI can be canceled by clearing the NACKF, OVE, or					1: Transmit data empty interrupt request (TXI) is enabled.	
(TEI) at the rising of the ninth clock while the TDRE bit in ICSR is 1. TEI can be canceled by clearing the TEND bit or the TEIE bit to 0.       0: Transmit end interrupt request (TEI) is disabled.         1: Transmit end interrupt request (TEI) is enabled.       1: Transmit end interrupt request (TEI) is enabled.         5       RIE       0       R/W       Receive Interrupt Enable         This bit enables or disables the receive data full interrupt request (RXI) and the overrun error interrupt request (ERI) with the clocked synchronous format, when a receive data is transferred from ICDRS to ICDRR and the RDRF bit in ICSR is set to 1. RXI can be canceled by clearing the RDRF or RIE bit to 0.         0: Receive data full interrupt request (ERI) with the clocked synchronous format are disabled.       1: Receive data full interrupt request (RXI) and overrun error interrupt request (ERI) with the clocked synchronous format are disabled.         4       NAKIE       0       R/W       NACK Receive Interrupt Enable         This bit enables or disables the NACK receive interrupt request (NAKI) and the overrun error (setting of the OVE bit in ICSR) interrupt request (ERI) with the clocked synchronous format are enabled.         4       NAKIE       0       R/W       NACK Receive Interrupt Enable         This bit enables or disables the NACK receive interrupt request (NAKI) and the overrun error (setting of the OVE bit in ICSR) interrupt request (ERI) with the clocked synchronous format, when the NACKF and AL bits in ICSR are set to 1. NAKI can be canceled by clearing the NACKF, OVE, or NAKIE bit to 0.         0: NACK receive int	6	TEIE	0	R/W	Transmit End Interrupt Enable	
1: Transmit end interrupt request (TEI) is enabled.         5       RIE       0       R/W       Receive Interrupt Enable         This bit enables or disables the receive data full interrupt request (RXI) and the overrun error interrupt request (ERI) with the clocked synchronous format, when a receive data is transferred from ICDRS to ICDRR and the RDRF bit in ICSR is set to 1. RXI can be canceled by clearing the RDRF or RIE bit to 0.         0: Receive data full interrupt request (ERI) with the clocked synchronous format are disabled.       1: Receive data full interrupt request (RXI) and overrun error interrupt request (ERI) with the clocked synchronous format are disabled.         4       NAKIE       0       R/W       NACK Receive Interrupt Enable         This bit enables or disables or disables the NACK receive interrupt request (NAKI) and the overrun error (setting of the OVE bit in ICSR) interrupt request (ERI) with the clocked synchronous format are enabled.         4       NAKIE       0       R/W       NACK Receive Interrupt Enable         This bit enables or disables the NACK receive interrupt request (NAKI) and the overrun error (setting of the OVE bit in ICSR) interrupt request (ERI) with the clocked synchronous format, when the NACKF and AL bits in ICSR are set to 1. NAKI can be canceled by clearing the NACKF, OVE, or NAKIE bit to 0.         0: NACK receive interrupt request (NAKI) is disabled.					(TEI) at the rising of the ninth clock while the TDRE bit in ICSR is 1. TEI can be canceled by clearing the TEND bit	
5       RIE       0       R/W       Receive Interrupt Enable         This bit enables or disables the receive data full interrupt request (RXI) and the overrun error interrupt request (ERI) with the clocked synchronous format, when a receive data is transferred from ICDRS to ICDRR and the RDRF bit in ICSR is set to 1. RXI can be canceled by clearing the RDRF or RIE bit to 0.         0:       Receive data full interrupt request (RXI) and overrun error interrupt request (ERI) with the clocked synchronous format are disabled.         1:       Receive data full interrupt request (ERI) with the clocked synchronous format are disabled.         1:       Receive data full interrupt request (RXI) and overrun error interrupt request (ERI) with the clocked synchronous format are disabled.         4       NAKIE       0       R/W       NACK Receive Interrupt Enable         This bit enables or disables the NACK receive interrupt request (NAKI) and the overrun error (setting of the OVE bit in ICSR) interrupt request (ERI) with the clocked synchronous format, when the NACKF and AL bits in ICSR are set to 1. NAKI can be canceled by clearing the NACKF, OVE, or NAKIE bit to 0.         0:       NACKF, OVE, or NAKIE bit to 0.       0: NACK receive interrupt request (NAKI) is disabled.					0: Transmit end interrupt request (TEI) is disabled.	
4       NAKIE       0       R/W       NACK Receive Interrupt Enables         4       NAKIE       0       R/W       NACK Receive Interrupt Enable         4       NAKIE       0       R/W       NACK Receive Interrupt Enable         This bit enables or disables the NACK receive interrupt       request (RXI) and the overrun error interrupt request (RXI) and overrun error interrupt request (ERI) with the clocked synchronous format are disabled.         1:       Receive data full interrupt request (RXI) and overrun error interrupt request (ERI) with the clocked synchronous format are disabled.         1:       Receive data full interrupt request (RXI) and overrun error interrupt request (ERI) with the clocked synchronous format are disabled.         1:       Receive data full interrupt request (RXI) and overrun error interrupt request (ERI) with the clocked synchronous format are enabled.         4       NAKIE       0       R/W       NACK Receive Interrupt Enable         This bit enables or disables the NACK receive interrupt request (NAKI) and the overrun error (setting of the OVE bit in ICSR) interrupt request (ERI) with the clocked synchronous format, when the NACKF and AL bits in ICSR are set to 1. NAKI can be canceled by clearing the NACKF, OVE, or NAKIE bit to 0.         0:       NACK receive interrupt request (NAKI) is disabled.					1: Transmit end interrupt request (TEI) is enabled.	
4       NAKIE       0       R/W       NACK Receive Interrupt Enable         This bit enables or disables the NACK receive interrupt request (NAKI) and the overrun error interrupt request (ERI) with the clocked synchronous format are disabled.         1       Receive data full interrupt request (ERI) with the clocked synchronous format are disabled.         1: Receive data full interrupt request (RXI) and overrun error interrupt request (ERI) with the clocked synchronous format are disabled.         1: Receive data full interrupt request (RXI) and overrun error interrupt request (ERI) with the clocked synchronous format are enabled.         4       NAKIE       0         R/W       NACK Receive Interrupt Enable         This bit enables or disables the NACK receive interrupt request (NAKI) and the overrun error (setting of the OVE bit in ICSR) interrupt request (ERI) with the clocked synchronous format are enabled.         0       R/W       NACK Receive Interrupt Enable         This bit enables or disables the NACK receive interrupt request (NAKI) and the overrun error (setting of the OVE bit in ICSR) interrupt request (ERI) with the clocked synchronous format, when the NACKF and AL bits in ICSR are set to 1. NAKI can be canceled by clearing the NACKF, OVE, or NAKIE bit to 0.         0: NACK receive interrupt request (INAKI) is disabled.       0: NACK receive interrupt request (INAKI) is disabled.	5	RIE	0	R/W	Receive Interrupt Enable	
error interrupt request (ERI) with the clocked synchronous format are disabled.         1: Receive data full interrupt request (RXI) and overrun error interrupt request (ERI) with the clocked synchronous format are enabled.         4       NAKIE       0       R/W       NACK Receive Interrupt Enable         This bit enables or disables the NACK receive interrupt request (NAKI) and the overrun error (setting of the OVE bit in ICSR) interrupt request (ERI) with the clocked synchronous format, when the NACKF and AL bits in ICSR are set to 1. NAKI can be canceled by clearing the NACKF, OVE, or NAKIE bit to 0.         0: NACK receive interrupt request (NAKI) is disabled.		request ( (ERI) wit receive c RDRF bi			request (RXI) and the overrun error interrupt request (ERI) with the clocked synchronous format, when a receive data is transferred from ICDRS to ICDRR and the RDRF bit in ICSR is set to 1. RXI can be canceled by	
error interrupt request (ERI) with the clocked synchronous format are enabled.         4       NAKIE       0       R/W       NACK Receive Interrupt Enable         This bit enables or disables the NACK receive interrupt request (NAKI) and the overrun error (setting of the OVE bit in ICSR) interrupt request (ERI) with the clocked synchronous format, when the NACKF and AL bits in ICSR are set to 1. NAKI can be canceled by clearing the NACKF, OVE, or NAKIE bit to 0.         0: NACK receive interrupt request (NAKI) is disabled.					error interrupt request (ERI) with the clocked	
This bit enables or disables the NACK receive interrupt request (NAKI) and the overrun error (setting of the OVE bit in ICSR) interrupt request (ERI) with the clocked synchronous format, when the NACKF and AL bits in ICSR are set to 1. NAKI can be canceled by clearing the NACKF, OVE, or NAKIE bit to 0. 0: NACK receive interrupt request (NAKI) is disabled.					error interrupt request (ERI) with the clocked	
request (NAKI) and the overrun error (setting of the OVE bit in ICSR) interrupt request (ERI) with the clocked synchronous format, when the NACKF and AL bits in ICSR are set to 1. NAKI can be canceled by clearing the NACKF, OVE, or NAKIE bit to 0. 0: NACK receive interrupt request (NAKI) is disabled.	4	NAKIE	0	R/W	NACK Receive Interrupt Enable	
					request (NAKI) and the overrun error (setting of the OVE bit in ICSR) interrupt request (ERI) with the clocked synchronous format, when the NACKF and AL bits in ICSR are set to 1. NAKI can be canceled by clearing the	
1: NACK receive interrupt request (NAKI) is enabled.					0: NACK receive interrupt request (NAKI) is disabled.	
					1: NACK receive interrupt request (NAKI) is enabled.	

		Initial			
Bit	Bit Name	Value	R/W	Description	
3	STIE	0	R/W	Stop Condition Detection Interrupt Enable	
				<ol> <li>Stop condition detection interrupt request (STPI) is disabled.</li> </ol>	
				<ol> <li>Stop condition detection interrupt request (STPI) is enabled.</li> </ol>	
2	ACKE	0	R/W	Acknowledge Bit Judgement Select	
				<ol> <li>The value of the receive acknowledge bit is ignored, and continuous transfer is performed.</li> </ol>	
				1: If the receive acknowledge bit is 1, continuous transfer is halted.	
1	ACKBR	0	R	Receive Acknowledge	
				In transmit mode, this bit stores the acknowledge data that are returned by the receive device. This bit cannot be modified.	
				0: Receive acknowledge = 0	
				1: Receive acknowledge = 1	
0	ACKBT	0	R/W	Transmit Acknowledge	
				In receive mode, this bit specifies the bit to be sent at the acknowledge timing.	
				0: 0 is sent at the acknowledge timing.	
				1: 1 is sent at the acknowledge timing.	



## 15.3.5 I<sup>2</sup>C Bus Status Register (ICSR)

ICSR performs confirmation of interrupt request flags and status.

Bit	Bit Name	Initial Value	R/W	Description
7	TDRE	0	R/W	Transmit Data Register Empty
•	1 BILL	°		[Setting condition]
				<ul> <li>When data is transferred from ICDRT to ICDRS and ICDRT becomes empty</li> </ul>
				When TRS is set
				<ul> <li>When a start condition (including re-transfer) has been issued</li> </ul>
				When transmit mode is entered from receive mode in slave mode
				[Clearing conditions]
				• When 0 is written in TDRE after reading TDRE = 1
				When data is written to ICDRT with an instruction
6	TEND	0	R/W	Transmit End
				[Setting conditions]
				<ul> <li>When the ninth clock of SCL rises with the I<sup>2</sup>C bus format while the TDRE flag is 1</li> </ul>
				When the final bit of transmit frame is sent with the clock synchronous serial format
				[Clearing conditions]
				• When 0 is written in TEND after reading TEND = 1
				When data is written to ICDRT with an instruction
5	RDRF	0	R/W	Receive Data Register Full
				[Setting condition]
				<ul> <li>When a receive data is transferred from ICDRS to ICDRR</li> </ul>
				[Clearing conditions]
				• When 0 is written in RDRF after reading RDRF = 1
				When ICDRR is read with an instruction

Bit	Bit Name	Initial Value	R/W	Description
4	NACKF	0	R/W	No Acknowledge Detection Flag
				[Setting condition]
				<ul> <li>When no acknowledge is detected from the receive device in transmission while the ACKE bit in ICIER is 1</li> </ul>
				[Clearing condition]
				• When 0 is written in NACKF after reading NACKF = 1
3	STOP	0	R/W	Stop Condition Detection Flag
				[Setting condition]
				<ul> <li>When a stop condition is detected after frame transfer</li> </ul>
				[Clearing condition]
				• When 0 is written in STOP after reading STOP = 1
2	AL/OVE	0	R/W	Arbitration Lost Flag/Overrun Error Flag
				This flag indicates that arbitration was lost in master mode with the $l^2C$ bus format and that the final bit has been received while RDRF = 1 with the clocked synchronous format.
				When two or more master devices attempt to seize the bus at nearly the same time, if the I <sup>2</sup> C bus interface detects data differing from the data it sent, it sets AL to 1 to indicate that the bus has been taken by another master.
				[Setting conditions]
				<ul> <li>If the internal SDA and SDA pin disagree at the rise of SCL in master transmit mode</li> </ul>
				• When the SDA pin outputs high in master mode while a start condition is detected
				<ul> <li>When the final bit is received with the clocked synchronous format while RDRF = 1</li> </ul>
				[Clearing condition]
				<ul> <li>When 0 is written in AL/OVE after reading AL/OVE=1</li> </ul>

		Initial			
Bit	Bit Name	Value	R/W	Description	
1	AAS	0	R/W	Slave Address Recognition Flag	
				In slave receive mode, this flag is set to 1 if the first frame following a start condition matches bits SVA6 to SVA0 in SAR.	
				[Setting conditions]	
				When the slave address is detected in slave receive mode	
				• When the general call address is detected in slave receive mode.	
				[Clearing condition]	
				When 0 is written in AAS after reading AAS=1	
0	ADZ	0	R/W	General Call Address Recognition Flag	
				This bit is valid in I <sup>2</sup> C bus format slave receive mode.	
				[Setting condition]	
				When the general call address is detected in slave receive mode	
				[Clearing conditions]	
				When 0 is written in ADZ after reading ADZ=1	

## 15.3.6 Slave Address Register (SAR)

SAR selects the communication format and sets the slave address. When the chip is in slave mode with the  $I^2C$  bus format, if the upper 7 bits of SAR match the upper 7 bits of the first frame received after a start condition, the chip operates as the slave device.

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 1	SVA6 to	All 0	R/W	Slave Address 6 to 0
	SVA0			These bits set a unique address in bits SVA6 to SVA0, differing form the addresses of other slave devices connected to the I <sup>2</sup> C bus.
0	FS	0	R/W	Format Select
				0: I <sup>2</sup> C bus format is selected.
				1: Clocked synchronous serial format is selected.

## 15.3.7 I<sup>2</sup>C Bus Transmit Data Register (ICDRT)

ICDRT is an 8-bit readable/writable register that stores the transmit data. When ICDRT detects the space in the shift register (ICDRS), it transfers the transmit data which is written in ICDRT to ICDRS and starts transferring data. If the next transfer data is written to ICDRT during transferring data of ICDRS, continuous transfer is possible. If the MLS bit of ICMR is set to 1 and when the data is written to ICDRT, the MSB/LSB inverted data is read. The initial value of ICDRT is H'FF.

## 15.3.8 I<sup>2</sup>C Bus Receive Data Register (ICDRR)

ICDRR is an 8-bit register that stores the receive data. When data of one byte is received, ICDRR transfers the receive data from ICDRS to ICDRR and the next data can be received. ICDRR is a receive-only register, therefore the CPU cannot write to this register. The initial value of ICDRR is H'FF.

## 15.3.9 I<sup>2</sup>C Bus Shift Register (ICDRS)

ICDRS is a register that is used to transfer/receive data. In transmission, data is transferred from ICDRT to ICDRS and the data is sent from the SDA pin. In reception, data is transferred from ICDRS to ICDRR after data of one byte is received. This register cannot be read directly from the CPU.



# 15.4 Operation

The  $I^2C$  bus interface can communicate either in  $I^2C$  bus mode or clocked synchronous serial mode by setting FS in SAR.

## 15.4.1 I<sup>2</sup>C Bus Format

Figure 15.3 shows the  $I^2C$  bus formats. Figure 15.4 shows the  $I^2C$  bus timing. The first frame following a start condition always consists of 8 bits.




Figure 15.3 I<sup>2</sup>C Bus Formats




Figure 15.4 I<sup>2</sup>C Bus Timing

## Legend

- S: Start condition. The master device drives SDA from high to low while SCL is high.
- SLA: Slave address
- $R/\overline{W}$ : Indicates the direction of data transfer: from the slave device to the master device when  $R/\overline{W}$  is 1, or from the master device to the slave device when  $R/\overline{W}$  is 0.
- A: Acknowledge. The receive device drives SDA to low.
- DATA: Transfer data

Rev. 4.00, 03/04, page 233 of 400



P: Stop condition. The master device drives SDA from low to high while SCL is high.

## 15.4.2 Master Transmit Operation

In master transmit mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal. For master transmit mode operation timing, refer to figures 15.5 and 15.6. The transmission procedure and operations in master transmit mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set the MLS and WAIT bits in ICMR and the CKS3 to CKS0 bits in ICCR1 to 1. (Initial setting)
- 2. Read the BBSY flag in ICCR2 to confirm that the bus is free. Set the MST and TRS bits in ICCR1 to select master transmit mode. Then, write 1 to BBSY and 0 to SCP using MOV instruction. (Start condition issued) This generates the start condition.
- 3. After confirming that TDRE in ICSR has been set, write the transmit data (the first byte data show the slave address and  $R/\overline{W}$ ) to ICDRT. At this time, TDRE is automatically cleared to 0, and data is transferred from ICDRT to ICDRS. TDRE is set again.
- 4. When transmission of one byte data is completed while TDRE is 1, TEND in ICSR is set to 1 at the rise of the 9th transmit clock pulse. Read the ACKBR bit in ICIER, and confirm that the slave device has been selected. Then, write second byte data to ICDRT. When ACKBR is 1, the slave device has not been acknowledged, so issue the stop condition. To issue the stop condition, write 0 to BBSY and SCP using MOV instruction. SCL is fixed low until the transmit data is prepared or the stop condition is issued.
- 5. The transmit data after the second byte is written to ICDRT every time TDRE is set.
- 6. Write the number of bytes to be transmitted to ICDRT. Wait until TEND is set (the end of last byte data transmission) while TDRE is 1, or wait for NACK (NACKF in ICSR = 1) from the receive device while ACKE in ICIER is 1. Then, issue the stop condition to clear TEND or NACKF.
- 7. When the STOP bit in ICSR is set to 1, the operation returns to the slave receive mode.






Figure 15.5 Master Transmit Mode Operation Timing (1)





Figure 15.6 Master Transmit Mode Operation Timing (2)



## 15.4.3 Master Receive Operation

In master receive mode, the master device outputs the receive clock, receives data from the slave device, and returns an acknowledge signal. For master receive mode operation timing, refer to figures 15.7 and 15.8. The reception procedure and operations in master receive mode are shown below.

- 1. Clear the TEND bit in ICSR to 0, then clear the TRS bit in ICCR1 to 0 to switch from master transmit mode to master receive mode. Then, clear the TDRE bit to 0.
- 2. When ICDRR is read (dummy data read), reception is started, and the receive clock is output, and data received, in synchronization with the internal clock. The master device outputs the level specified by ACKBT in ICIER to SDA, at the 9th receive clock pulse.
- 3. After the reception of first frame data is completed, the RDRF bit in ICST is set to 1 at the rise of 9th receive clock pulse. At this time, the receive data is read by reading ICDRR, and RDRF is cleared to 0.
- 4. The continuous reception is performed by reading ICDRR every time RDRF is set. If 8th receive clock pulse falls after reading ICDRR by the other processing while RDRF is 1, SCL is fixed low until ICDRR is read.
- 5. If next frame is the last receive data, set the RCVD bit in ICCR1 to 1 before reading ICDRR. This enables the issuance of the stop condition after the next reception.
- 6. When the RDRF bit is set to 1 at rise of the 9th receive clock pulse, issue the stage condition.
- 7. When the STOP bit in ICSR is set to 1, read ICDRR. Then clear the RCVD bit to 0.
- 8. The operation returns to the slave receive mode.






Figure 15.7 Master Receive Mode Operation Timing (1)




Figure 15.8 Master Receive Mode Operation Timing (2)

Rev. 4.00, 03/04, page 237 of 400

#### 15.4.4 Slave Transmit Operation

In slave transmit mode, the slave device outputs the transmit data, while the master device outputs the receive clock and returns an acknowledge signal. For slave transmit mode operation timing, refer to figures 15.9 and 15.10.

The transmission procedure and operations in slave transmit mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set the MLS and WAIT bits in ICMR and the CKS3 to CKS0 bits in ICCR1 to 1. (Initial setting) Set the MST and TRS bits in ICCR1 to select slave receive mode, and wait until the slave address matches.
- 2. When the slave address matches in the first frame following detection of the start condition, the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise of the 9th clock pulse. At this time, if the 8th bit data  $(R/\overline{W})$  is 1, the TRS and ICSR bits in ICCR1 are set to 1, and the mode changes to slave transmit mode automatically. The continuous transmission is performed by writing transmit data to ICDRT every time TDRE is set.
- 3. If TDRE is set after writing last transmit data to ICDRT, wait until TEND in ICSR is set to 1, with TDRE = 1. When TEND is set, clear TEND.
- 4. Clear TRS for the end processing, and read ICDRR (dummy read). SCL is free.
- 5. Clear TDRE.






Figure 15.9 Slave Transmit Mode Operation Timing (1)






Figure 15.10 Slave Transmit Mode Operation Timing (2)

## 15.4.5 Slave Receive Operation

In slave receive mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal. For slave receive mode operation timing, refer to figures 15.11 and 15.12. The reception procedure and operations in slave receive mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set the MLS and WAIT bits in ICMR and the CKS3 to CKS0 bits in ICCR1 to 1. (Initial setting) Set the MST and TRS bits in ICCR1 to select slave receive mode, and wait until the slave address matches.
- 2. When the slave address matches in the first frame following detection of the start condition, the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise of the 9th clock pulse. At the same time, RDRF in ICSR is set to read ICDRR (dummy read). (Since the read data show the slave address and  $R/\overline{W}$ , it is not used.)
- 3. Read ICDRR every time RDRF is set. If 8th receive clock pulse falls while RDRF is 1, SCL is fixed low until ICDRR is read. The change of the acknowledge before reading ICDRR, to be returned to the master device, is reflected to the next transmit frame.

Rev. 4.00, 03/04, page 240 of 400

4. The last byte data is read by reading ICDRR.




Figure 15.11 Slave Receive Mode Operation Timing (1)





Figure 15.12 Slave Receive Mode Operation Timing (2)



#### 15.4.6 Clocked Synchronous Serial Format

This module can be operated with the clocked synchronous serial format, by setting the FS bit in SAR to 1. When the MST bit in ICCR1 is 1, the transfer clock output from SCL is selected. When MST is 0, the external clock input is selected.

#### **Data Transfer Format**

Figure 15.13 shows the clocked synchronous serial transfer format.

The transfer data is output from the rise to the fall of the SCL clock, and the data at the rising edge of the SCL clock is guaranteed. The MLS bit in ICMR sets the order of data transfer, in either the MSB first or LSB first. The output level of SDA can be changed during the transfer wait, by the SDAO bit in ICCR2.




Figure 15.13 Clocked Synchronous Serial Transfer Format

#### **Transmit Operation**

In transmit mode, transmit data is output from SDA, in synchronization with the fall of the transfer clock. The transfer clock is output when MST in ICCR1 is 1, and is input when MST is 0. For transmit mode operation timing, refer to figure 15.14. The transmission procedure and operations in transmit mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set the MST and CKS3 to CKS0 bits in ICCR1 to 1. (Initial setting)
- 2. Set the TRS bit in ICCR1 to select the transmit mode. Then, TDRE in ICSR is set.
- 3. Confirm that TDRE has been set. Then, write the transmit data to ICDRT. The data is transferred from ICDRT to ICDRS, and TDRE is set automatically. The continuous transmission is performed by writing data to ICDRT every time TDRE is set. When changing from transmit mode to receive mode, clear TRS while TDRE is 1.

Rev. 4.00, 03/04, page 242 of 400






Figure 15.14 Transmit Mode Operation Timing

### **Receive Operation**

In receive mode, data is latched at the rise of the transfer clock. The transfer clock is output when MST in ICCR1 is 1, and is input when MST is 0. For receive mode operation timing, refer to figure 15.15. The reception procedure and operations in receive mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set the MST and CKS3 to CKS0 bits in ICCR1 to 1. (Initial setting)
- 2. When the transfer clock is output, set MST to 1 to start outputting the receive clock.
- 3. When the receive operation is completed, data is transferred from ICDRS to ICDRR and RDRF in ICSR is set. When MST = 1, the next byte can be received, so the clock is continually output. The continuous reception is performed by reading ICDRR every time RDRF is set. When the 8th clock is risen while RDRF is 1, the overrun is detected and AL/OVE in ICSR is set. At this time, the previous reception data is retained in ICDRR.
- 4. To stop receiving when MST = 1, set RCVD in ICCR1 to 1, then read ICDRR. Then, SCL is fixed high after receiving the next byte data.

RENESAS

Rev. 4.00, 03/04, page 243 of 400




Figure 15.15 Receive Mode Operation Timing

### 15.4.7 Noise Canceler

The logic levels at the SCL and SDA pins are routed through noise cancelers before being latched internally. Figure 15.16 shows a block diagram of the noise canceler circuit.

The noise canceler consists of two cascaded latches and a match detector. The SCL (or SDA) input signal is sampled on the system clock, but is not passed forward to the next circuit unless the outputs of both latches agree. If they do not agree, the previous value is held.




Figure 15.16 Block Diagram of Noise Conceler



### 15.4.8 Example of Use

Flowcharts in respective modes that use the  $I^2C$  bus interface are shown in figures 15.17 to 15.20.




Figure 15.17 Sample Flowchart for Master Transmit Mode

Rev. 4.00, 03/04, page 245 of 400





Figure 15.18 Sample Flowchart for Master Receive Mode










Figure 15.20 Sample Flowchart for Slave Receive Mode



## 15.5 Interrupt Request

There are six interrupt requests in this module; transmit data empty, transmit end, receive data full, NACK receive, STOP recognition, and arbitration lost/overrun. Table 15.3 shows the contents of each interrupt request.

## Table 15.3 Interrupt Requests

Interrupt Request	Abbreviation	Interrupt Condition	I <sup>2</sup> C Mode	Clocked Synchronous Mode
Transmit Data Empty	ТХІ	(TDRE=1) • (TIE=1)	0	0
Transmit End	TEI	(TEND=1) • (TEIE=1)	0	0
Receive Data Full	RXI	(RDRF=1) · (RIE=1)	0	0
STOP Recognition	STPI	(STOP=1) • (STIE=1)	0	×
NACK Receive	NAKI	{(NACKF=1)+(AL=1)} •	0	×
Arbitration Lost/Overrun	_	(NAKIE=1)	0	0

When interrupt conditions described in table 15.3 are 1 and the I bit in CCR is 0, the CPU executes an interrupt exception processing. Interrupt sources should be cleared in the exception processing. TDRE and TEND are automatically cleared to 0 by writing the transmit data to ICDRT. RDRF are automatically cleared to 0 by reading ICDRR. TDRE is set to 1 again at the same time when transmit data is written to ICDRT. When TDRE is cleared to 0, then an excessive data of one byte may be transmitted.



# 15.6 Bit Synchronous Circuit

In master mode, this module has a possibility that high level period may be short in the two states described below.

- When SCL is driven to low by the slave device
- When the rising speed of SCL is lowered by the load of the SCL line (load capacitance or pullup resistance)

Therefore, it monitors SCL and communicates by bit with synchronization.

Figure 15.21 shows the timing of the bit synchronous circuit and table 15.4 shows the time when SCL output changes from low to Hi-Z then SCL is monitored.




Figure 15.21 The Timing of the Bit Synchronous Circuit

## Table 15.4 Time for Monitoring SCL

CKS3	CKS2	Time for Monitoring SCL
0	0	7.5 tcyc
	1	19.5 tcyc
1	0	17.5 tcyc
	1	41.5 tcyc

# Section 16 A/D Converter

This LSI includes a successive approximation type 10-bit A/D converter that allows up to eight analog input channels to be selected. The block diagram of the A/D converter is shown in figure 16.1.

## 16.1 Features

- 10-bit resolution
- Eight input channels
- Conversion time: at least 3.5 µs per channel (at 20-MHz operation)
- Two operating modes
  - Single mode: Single-channel A/D conversion
  - Scan mode: Continuous A/D conversion on 1 to 4 channels
- Four data registers
  - Conversion results are held in a data register for each channel
- Sample-and-hold function
- Two conversion start methods
  - Software
  - External trigger signal
- Interrupt request
  - An A/D conversion end interrupt request (ADI) can be generated




Figure 16.1 Block Diagram of A/D Converter



# 16.2 Input/Output Pins

Table 16.1 summarizes the input pins used by the A/D converter. The 8 analog input pins are divided into two groups; analog input pins 0 to 3 (AN0 to AN3) comprising group 0, analog input pins 4 to 7 (AN4 to AN7) comprising group 1. The AVcc pin is the power supply pin for the analog block in the A/D converter.

#### Table 16.1 Pin Configuration

Pin Name	Abbreviation	I/O	Function
Analog power supply pin	AV <sub>cc</sub>	Input	Analog block power supply
Analog input pin 0	AN0	Input	Group 0 analog input
Analog input pin 1	AN1	Input	
Analog input pin 2	AN2	Input	
Analog input pin 3	AN3	Input	—
Analog input pin 4	AN4	Input	Group 1 analog input
Analog input pin 5	AN5	Input	
Analog input pin 6	AN6	Input	—
Analog input pin 7	AN7	Input	—
A/D external trigger input pin	ADTRG	Input	External trigger input for starting A/D conversion



## **16.3** Register Descriptions

The A/D converter has the following registers.

- A/D data register A (ADDRA)
- A/D data register B (ADDRB)
- A/D data register C (ADDRC)
- A/D data register D (ADDRD)
- A/D control/status register (ADCSR)
- A/D control register (ADCR)

# 16.3.1 A/D Data Registers A to D (ADDRA to ADDRD)

There are four 16-bit read-only ADDR registers; ADDRA to ADDRD, used to store the results of A/D conversion. The ADDR registers, which store a conversion result for each analog input channel, are shown in table 16.2.

The converted 10-bit data is stored in bits 15 to 6. The lower 6 bits are always read as 0.

The data bus width between the CPU and the A/D converter is 8 bits. The upper byte can be read directly from the CPU, however the lower byte should be read via a temporary register. The temporary register contents are transferred from the ADDR when the upper byte data is read. When reading ADDR, read the upper bytes only or read in word units. ADDR is initialized to H'0000.

Table 16.2 A	nalog Input C	Channels and	Corresponding	ADDR Registers
--------------	---------------	--------------	---------------	----------------

Group 0 Group 1				
		A/D Data Register to Be Stored Results of A/D Conversion		
AN0	AN4	ADDRA		
AN1	AN5	ADDRB		
AN2	AN6	ADDRC		
AN3	AN7	ADDRD		

Analog	Input Channel
--------	---------------



## 16.3.2 A/D Control/Status Register (ADCSR)

ADCSR consists of the control bits and conversion end status bits of the A/D converter.

Bit	Bit Name	Initial Value	R/W	Description
7	ADF	0	R/W	A/D End Flag
				[Setting conditions]
				When A/D conversion ends in single mode
				<ul> <li>When A/D conversion ends once on all the channels selected in scan mode</li> </ul>
				[Clearing condition]
				• When 0 is written after reading ADF = 1
6	ADIE	0	R/W	A/D Interrupt Enable
				A/D conversion end interrupt request (ADI) is enabled by ADF when this bit is set to 1
5	ADST	0	R/W	A/D Start
				Setting this bit to 1 starts A/D conversion. In single mode, this bit is cleared to 0 automatically when conversion on the specified channel is complete. In scan mode, conversion continues sequentially on the specified channels until this bit is cleared to 0 by software, a reset, or a transition to standby mode.
4	SCAN	0	R/W	Scan Mode
				Selects single mode or scan mode as the A/D conversion operating mode.
				0: Single mode
				1: Scan mode
3	CKS	0	R/W	Clock Select
				Selects the A/D conversions time.
				0: Conversion time = 134 states (max.)
				1: Conversion time = 70 states (max.)
				Clear the ADST bit to 0 before switching the conversion time.

		Initial			
Bit	Bit Name	Value	R/W	Description	
2	CH2	0	R/W	Channel Select 2 to 0	
1	CH1	0	R/W	Select analog input chan	nels.
0	CH0	0	R/W	When SCAN = 0	When SCAN = 1
				000: AN0	000: AN0
				001: AN1	001: AN0 and AN1
				010: AN2	010: AN0 to AN2
				011: AN3	011: AN0 to AN3
				100: AN4	100: AN4
				101: AN5	101: AN4 and AN5
				110: AN6	110: AN4 to AN6
				111: AN7	111: AN4 to AN7

### 16.3.3 A/D Control Register (ADCR)

ADCR enables A/D conversion started by an external trigger signal.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	TRGE	0	R/W	Trigger Enable
				A/D conversion is started at the falling edge and the rising edge of the external trigger signal (ADTRG) when this bit is set to 1.
				The selection between the falling edge and rising edge of the external trigger pin (ADTRG) conforms to the WPEG5 bit in the interrupt edge select register 2 (IEGR2)
6 to 1	_	All 1	_	Reserved
				These bits are always read as 1.
0	_	0	R/W	Reserved
				Do not set this bit to 1, though the bit is readable/writable.

# 16.4 Operation

The A/D converter operates by successive approximation with 10-bit resolution. It has two operating modes; single mode and scan mode. When changing the operating mode or analog input channel, in order to prevent incorrect operation, first clear the bit ADST in ADCSR to 0. The ADST bit can be set at the same time as the operating mode or analog input channel is changed.

## 16.4.1 Single Mode


In single mode, A/D conversion is performed once for the analog input of the specified single channel as follows:

- 1. A/D conversion is started when the ADST bit in ADCSR is set to 1, according to software or external trigger input.
- 2. When A/D conversion is completed, the result is transferred to the corresponding A/D data register of the channel.
- 3. On completion of conversion, the ADF bit in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt request is generated.
- 4. The ADST bit remains set to 1 during A/D conversion. When A/D conversion ends, the ADST bit is automatically cleared to 0 and the A/D converter enters the wait state.

#### 16.4.2 Scan Mode

In scan mode, A/D conversion is performed sequentially for the analog input of the specified channels (four channels maximum) as follows:

- 1. When the ADST bit in ADCSR is set to 1 by software or external trigger input, A/D conversion starts on the first channel in the group (AN0 when CH2 = 0, AN4 when CH2 = 1).
- 2. When A/D conversion for each channel is completed, the result is sequentially transferred to the A/D data register corresponding to each channel.
- 3. When conversion of all the selected channels is completed, the ADF flag in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt requested is generated. A/D conversion starts again on the first channel in the group.
- 4. The ADST bit is not automatically cleared to 0. Steps [2] and [3] are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stops.



Renesas

## 16.4.3 Input Sampling and A/D Conversion Time

The A/D converter has a built-in sample-and-hold circuit. The A/D converter samples the analog input when the A/D conversion start delay time  $(t_D)$  has passed after the ADST bit is set to 1, then starts conversion. Figure 16.2 shows the A/D conversion timing. Table 16.3 shows the A/D conversion time.

As indicated in figure 16.2, the A/D conversion time includes  $t_{D}$  and the input sampling time. The length of  $t_{D}$  varies depending on the timing of the write access to ADCSR. The total conversion time therefore varies within the ranges indicated in table 16.3.

In scan mode, the values given in table 16.3 apply to the first conversion time. In the second and subsequent conversions, the conversion time is 128 states (fixed) when CKS = 0 and 66 states (fixed) when CKS = 1.




Figure 16.2 A/D Conversion Timing

Renesas

			CKS = 0			CKS = 1		
Item	Symbol	Min	Тур	Max	Min	Тур	Max	
A/D conversion start delay time	t <sub>D</sub>	6	_	9	4	_	5	
Input sampling time	t <sub>spl</sub>	_	31	_	_	15	_	
A/D conversion time	t <sub>conv</sub>	131	_	134	69	_	70	

#### Table 16.3 A/D Conversion Time (Single Mode)

Note: All values represent the number of states.

#### 16.4.4 External Trigger Input Timing

A/D conversion can also be started by an external trigger input. When the TRGE bit in ADCR is set to 1, external trigger input is enabled at the  $\overline{\text{ADTRG}}$  pin. A falling edge at the  $\overline{\text{ADTRG}}$  input pin sets the ADST bit in ADCSR to 1, starting A/D conversion. Other operations, in both single and scan modes, are the same as when the bit ADST has been set to 1 by software. Figure 16.3 shows the timing.




Figure 16.3 External Trigger Input Timing



# 16.5 A/D Conversion Accuracy Definitions

This LSI's A/D conversion accuracy definitions are given below.

- Resolution The number of A/D converter digital output codes
- Quantization error

The deviation inherent in the A/D converter, given by 1/2 LSB (see figure 16.4).

Offset error

The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from the minimum voltage value 00000000000 to 0000000001 (see figure 16.5).

• Full-scale error

The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from 1111111110 to 111111111 (see figure 16.5).

• Nonlinearity error

The deviation from the ideal A/D conversion characteristic as the voltage changes from zero to full scale. This does not include the offset error, full-scale error, or quantization error.

• Absolute accuracy

The deviation between the digital value and the analog input value. Includes offset error, full-scale error, quantization error, and nonlinearity error.




Figure 16.4 A/D Conversion Accuracy Definitions (1)

Rev. 4.00, 03/04, page 260 of 400






Figure 16.5 A/D Conversion Accuracy Definitions (2)

# 16.6 Usage Notes


#### 16.6.1 Permissible Signal Source Impedance

This LSI's analog input is designed such that conversion accuracy is guaranteed for an input signal for which the signal source impedance is 5 k $\Omega$  or less. This specification is provided to enable the A/D converter's sample-and-hold circuit input capacitance to be charged within the sampling time; if the sensor output impedance exceeds 5 k $\Omega$ , charging may be insufficient and it may not be possible to guarantee A/D conversion accuracy. However, for A/D conversion in single mode with a large capacitance provided externally, the input load will essentially comprise only the internal input resistance of 10 k $\Omega$ , and the signal source impedance is ignored. However, as a low-pass filter effect is obtained in this case, it may not be possible to follow an analog signal with a large differential coefficient (e.g., 5 mV/µs or greater) (see figure 16.6). When converting a high-speed analog signal or converting in scan mode, a low-impedance buffer should be inserted.

#### 16.6.2 Influences on Absolute Accuracy

Adding capacitance results in coupling with GND, and therefore noise in GND may adversely affect absolute accuracy. Be sure to make the connection to an electrically stable GND.

Care is also required to ensure that filter circuits do not interfere with digital signals or act as antennas on the mounting board.






Figure 16.6 Analog Input Circuit Example



# Section 17 EEPROM

The H8/3694N has an on-chip 512-byte EEPROM. The block diagram of the EEPROM is shown in figure 17.1.

# 17.1 Features

- Two writing methods:
   1-byte write
   Page write: Page size 8 bytes
- Three reading methods: Current address read Random address read Sequential read
- Acknowledge polling possible
- Write cycle time:
  - 10 ms (power supply voltage Vcc = 2.7 V or more)
- Write/Erase endurance:

 $10^4$  cycles/byte (byte write mode),  $10^5$  cycles/page (page write mode)

• Data retention:

10 years after the write cycle of  $10^4$  cycles (page write mode)

• Interface with the CPU

 $I^2C$  bus interface (complies with the standard of Philips Corporation)

Device code 1010

Sleep address code can be changed (initial value: 000)

The I<sup>2</sup>C bus is open to the outside, so the EEPROM can be directly accessed from the outside.






Figure 17.1 Block Diagram of EEPROM



# 17.2 Input/Output Pins

Pins used in the EEPROM are listed in table 17.1.

Pin name	Symbol	Input/Output	Function
Serial clock pin	SCL	Input	The SCL pin is used to control serial input/output data timing. The data is input at the rising edge of the clock and output at the falling edge of the clock. The SCL pin needs to be pulled up by resistor as that pin is open-drain driven structure of the l <sup>2</sup> C pin. Use proper resistor value for your system by considering $V_{ol.}$ , $I_{ol.}$ , and the $C_{IN}$ pin capacitance in section 21.2.2, DC Characteristics and in section 21.2.3, AC Characteristics. Maximum clock frequency is 400 kHz.
Serial data pin	SDA	Input/Output	The SDA pin is bidirectional for serial data transfer. The SDA pin needs to be pulled up by resistor as that pin is open-drain driven structure. Use proper resistor value for your system by considering $V_{ol}$ , $I_{ol}$ , and the $C_{IN}$ pin capacitance in section 21.2.2, DC Characteristics and in section 21.2.3, AC Characteristics. Except for a start condition and a stop condition which will be discussed later, the high- to-low and low-to-high change of SDA input should be done during SCL low periods.

## Table 17.1 Pin Configuration


# **17.3** Register Description

The EEPROM has a following register.

• EEPROM key register (EKR)

# 17.3.1 EEPROM Key Register (EKR)

EKR is an 8-bit readable/writable register, which changes the slave address code written in the EEPROM. The slave address code is changed by writing H'5F in EKR and then writing either of H'00 to H'07 as an address code to the H'FF09 address in the EEPROM by the byte write method. EKR is initialized to H'FF.



# 17.4 Operation

## **17.4.1 EEPROM Interface**

The HD64N3694G has a multi-chip structure with two internal chips of the HD64F3694G (F-ZTAT<sup>TM</sup> version) and 512-byte EEPROM. The HD6483694G has a multi-chip structure with two internal chips of the HD6433694G (mask-ROM version) and 512-byte EEPROM.

The EEPROM interface is the  $I^2C$  bus interface. This  $I^2C$  bus is open to the outside, so the communication with the external devices connected to the  $I^2C$  bus can be made.

## 17.4.2 Bus Format and Timing

The I<sup>2</sup>C bus format and the I<sup>2</sup>C bus timing follow section 15.4.1, I<sup>2</sup>C Bus Format. The bus formats specific for the EEPROM are the following two.

- 1. The EEPROM address is configured of two bytes, the write data is transferred in the order of upper address and lower address from each MSB side.
- 2. The write data is transmitted from the MSB side.

The bus format and bus timing of the EEPROM are shown in figure 17.2.




Figure 17.2 EEPROM Bus Format and Bus Timing

## 17.4.3 Start Condition

A high-to-low transition of the SDA input with the SCL input high is needed to generate the start condition for starting read, write operation.

KENESAS

### 17.4.4 Stop Condition

A low-to-high transition of the SDA input with the SCL input high is needed to generate the stop condition for stopping read, write operation.

The standby operation starts after a read sequence by a stop condition. In the case of write operation, a stop condition terminates the write data inputs and place the device in an internally-timed write cycle to the memories. After the internally-timed write cycle ( $t_{wc}$ ) which is specified as  $t_{wc}$ , the device enters a standby mode.

## 17.4.5 Acknowledge

All address data and serial data such as read data and write data are transmitted to and from in 8bit unit. The acknowledgement is the signal that indicates that this 8-bit data is normally transmitted to and from.

In the write operation, EEPROM sends "0" to acknowledge in the ninth cycle after receiving the data. In the read operation, EEPROM sends a read data following the acknowledgement after receiving the data. After sending read data, the EEPROM enters the bus open state. If the EEPROM receives "0" as an acknowledgement, it sends read data of the next address. If the EEPROM does not receive acknowledgement "0" and receives a following stop condition, it stops the read operation and enters a standby mode. If the EEPROM receives neither acknowledgement "0" nor a stop condition, the EEPROM keeps bus open without sending read data.

### 17.4.6 Slave Addressing

The EEPROM device receives a 7-bit slave address and a 1-bit  $R/\overline{W}$  code following the generation of the start conditions. The EEPROM enables the chip for a read or a write operation with this operation.

The slave address consists of a former 4-bit device code and latter 3-bit slave address as shown in table 17.2. The device code is used to distinguish device type and this LSI uses "1010" fixed code in the same manner as in a general-purpose EEPROM. The slave address code selects one device out of all devices with device code 1010 (8 devices in maximum) which are connected to the  $I^2C$  bus. This means that the device is selected if the inputted slave address code received in the order of A2, A1, A0 is equal to the corresponding slave address reference register (ESAR).

The slave address code is stored in the address H'FF09 in the EEPROM. It is transferred to ESAR from the slave address register in the memory array during 10 ms after the reset is released. An access to the EEPROM is not allowed during transfer.

The initial value of the slave address code written in the EEPROM is H'00. It can be written in the range of H'00 to H'07. Be sure to write the data by the byte write method.

Rev. 4.00, 03/04, page 267 of 400



The next one bit of the slave address is the  $R/\overline{W}$  code. 0 is for a write and 1 is for a read.

The EEPROM turns to a standby state if the device code is not "1010" or slave address code doesn't coincide.

Bit	Bit name	Initial Value	Setting Value	Remarks
7	Device code D3		1	
6	Device code D2		0	
5	Device code D1		1	
4	Device code D0		0	
3	Slave address code A2	0	A2	The initial value can be changed
2	Slave address code A1	0	A1	The initial value can be changed
1	Slave address code A0	0	A0	The initial value can be changed

#### Table 17.2Slave Addresses

### 17.4.7 Write Operations

There are two types write operations; byte write operation and page write operation. To initiate the write operation, input 0 to  $R/\overline{W}$  code following the slave address.


1. Byte Write

A write operation requires an 8-bit data of a 7-bit slave address with R/W code = "0". Then the EEPROM sends acknowledgement "0" at the ninth bit. This enters the write mode. Then, two bytes of the memory address are received from the MSB side in the order of upper and lower. Upon receipt of one-byte memory address, the EEPROM sends acknowledgement "0" and receives a following a one-byte write data. After receipt of write data, the EEPROM sends acknowledgement "0". If the EEPROM receives a stop condition, the EEPROM enters an internally controlled write cycle and terminates receipt of SCL and SDA inputs until completion of the write cycle. The EEPROM returns to a standby mode after completion of the write cycle.

The byte write operation is shown in figure 17.3.

Rev. 4.00, 03/04, page 268 of 400








## 2. Page Write

This LSI is capable of the page write operation which allows any number of bytes up to 8 bytes to be written in a single write cycle. The write data is input in the same sequence as the byte write in the order of a start condition, slave address + R/W code, memory address (n), and write data (Dn) with every ninth bit acknowledgement "0" output. The EEPROM enters the page write operation if the EEPROM receives more write data (Dn+1) is input instead of receiving a stop condition after receiving the write data (Dn). LSB 3 bits (A2 to A0) in the EEPROM address are automatically incremented to be the (n+1) address upon receiving write data (Dn+1). Thus the write data can be received sequentially.

Addresses in the page are incremented at each receipt of the write data and the write data can be input up to 8 bytes. If the LSB 3 bits (A2 to A0) in the EEPROM address reach the last address of the page, the address will roll over to the first address of the same page. When the address is rolled over, write data is received twice or more to the same address, however, the last received data is valid. At the receipt of the stop condition, write data reception is terminated and the write operation is entered.

The page write operation is shown in figure 17.4.





Rev. 4.00, 03/04, page 269 of 400

### 17.4.8 Acknowledge Polling

Acknowledge polling feature is used to show if the EEPROM is in an internally-timed write cycle or not. This feature is initiated by the input of the 8-bit slave address +  $R/\overline{W}$  code following the start condition during an internally-timed write cycle. Acknowledge polling will operate R/W code = "0". The ninth acknowledgement judges if the EEPROM is an internally-timed write cycle or not. Acknowledgement "1" shows the EEPROM is in a internally-timed write cycle and acknowledgement "0" shows the internally-timed write cycle has been completed. The acknowledge polling starts to function after a write data is input, i.e., when the stop condition is input.

### 17.4.9 Read Operation

There are three read operations; current address read, random address read, and sequential read. Read operations are initiated in the same way as write operations with the exception of R/W = 1.

1. Current Address Read

The internal address counter maintains the (n+1) address that is made by the last address (n) accessed during the last read or write operation, with incremented by one. Current address read accesses the (n+1) address kept by the internal address counter.

After receiving in the order of a start condition and the slave address + R/W code (R/W = 1), the EEPROM outputs the 1-byte data of the (n+1) address from the most significant bit following acknowledgement "0". If the EEPROM receives in the order of acknowledgement "1" and a following stop condition, the EEPROM stops the read operation and is turned to a standby state.

In case the EEPROM has accessed the last address H'01FF at previous read operation, the current address will roll over and returns to zero address. In case the EEPROM has accessed the last address of the page at previous write operation, the current address will roll over within page addressing and returns to the first address in the same page.

The current address is valid while power is on. The current address after power on will be undefined. After power is turned on, define the address by the random address read operation described below is necessary.

The current address read operation is shown in figure 17.5.

Rev. 4.00, 03/04, page 270 of 400






Figure 17.5 Current Address Read Operation

### 2. Random Address Read

This is a read operation with defined read address. A random address read requires a dummy write to set read address. The EEPROM receives a start condition, slave address +  $R/\overline{W}$  code  $(R/\overline{W} = 0)$ , memory address (upper) and memory address (lower) sequentially. The EEPROM outputs acknowledgement "0" after receiving memory address (lower) then enters a current address read with receiving a start condition again. The EEPROM outputs the read data of the address which was defined in the dummy write operation. After receiving acknowledgement "1" and a following stop condition, the EEPROM stops the random read operation and returns to a standby state.

The random address read operation is shown in figure 17.6.




Figure 17.6 Random Address Read Operation



#### 3. Sequential Read

This is a mode to read the data sequentially. Data is sequential read by either a current address read or a random address read. If the EEPROM receives acknowledgement "0" after 1-byte read data is output, the read address is incremented and the next 1-byte read data are coming out. Data is output sequentially by incrementing addresses as long as the EEPROM receives acknowledgement "0" after the data is output. The address will roll over and returns address zero if it reaches the last address H'01FF. The sequential read can be continued after roll over. The sequential read is terminated if the EEPROM receives acknowledgement "1" and a following stop condition as the same manner as in the random address read.

The condition of a sequential read when the current address read is used is shown in figure 17.7.




Figure 17.7 Sequential Read Operation (when current address read is used)

# 17.5 Usage Notes

## 17.5.1 Data Protection at $V_{cc}$ On/Off

When  $V_{cc}$  is turned on or off, the data might be destroyed by malfunction. Be careful of the notices described below to prevent the data to be destroyed.

- 1. SCL and SDA should be fixed to  $V_{cc}$  or  $V_{ss}$  during  $V_{cc}$  on/off.
- 2.  $V_{cc}$  should be turned off after the EEPROM is placed in a standby state.
- 3. When  $V_{cc}$  is turned on from the intermediate level, malfunction is caused, so  $V_{cc}$  should be turned on from the ground level ( $V_{ss}$ ).
- 4.  $V_{cc}$  turn on speed should be longer than 10 us.

Rev. 4.00, 03/04, page 272 of 400

## 17.5.2 Write/Erase Endurance

The endurance is  $10^5$  cycles/page (1% cumulative failure rate) in case of page programming and  $10^4$  cycles/byte in case of byte programming. The data retention time is more than 10 years when a device is page-programmed less than  $10^4$  cycles.

### 17.5.3 Noise Suppression Time

This EEPROM has a noise suppression function at SCL and SDA inputs, that cuts noise of width less than 50 ns. Be careful not to allow noise of width more than 50 ns because the noise of with more than 50 ms is recognized as an active pulse.



Rev. 4.00, 03/04, page 273 of 400

Rev. 4.00, 03/04, page 274 of 400



# Section 18 Power-On Reset and Low-Voltage Detection Circuits (Optional)

This LSI can include a power-on reset circuit and low-voltage detection circuit as optional circuits.

The low-voltage detection circuit consists of two circuits: LVDI (interrupt by low voltage detect) and LVDR (reset by low voltage detect) circuits.

This circuit is used to prevent abnormal operation (runaway execution) from occurring due to the power supply voltage fall and to recreate the state before the power supply voltage fall when the power supply voltage rises again.

Even if the power supply voltage falls, the unstable state when the power supply voltage falls below the guaranteed operating voltage can be removed by entering standby mode when exceeding the guaranteed operating voltage and during normal operation. Thus, system stability can be improved. If the power supply voltage falls more, the reset state is automatically entered. If the power supply voltage rises again, the reset state is held for a specified period, then active mode is automatically entered.

Figure 18.1 is a block diagram of the power-on reset circuit and the low-voltage detection circuit.

## 18.1 Features

• Power-on reset circuit

Uses an external capacitor to generate an internal reset signal when power is first supplied.

• Low-voltage detection circuit

LVDR: Monitors the power-supply voltage, and generates an internal reset signal when the voltage falls below a specified value.

LVDI: Monitors the power-supply voltage, and generates an interrupt when the voltage falls below or rises above respective specified values.

Two pairs of detection levels for reset generation voltage are available: when only the LVDR circuit is used, or when the LVDI and LVDR circuits are both used.




Figure 18.1 Block Diagram of Power-On Reset Circuit and Low-Voltage Detection Circuit

# **18.2** Register Descriptions

The low-voltage detection circuit has the following registers.

- Low-voltage-detection control register (LVDCR)
- Low-voltage-detection status register (LVDSR)

### 18.2.1 Low-Voltage-Detection Control Register (LVDCR)

LVDCR is used to enable or disable the low-voltage detection circuit, set the detection levels for the LVDR function, enable or disable the LVDR function, and enable or disable generation of an interrupt when the power-supply voltage rises above or falls below the respective levels.

Table 18.1 shows the relationship between the LVDCR settings and select functions. LVDCR should be set according to table 18.1.

Rev. 4.00, 03/04, page 276 of 400

Bit	Bit Name	Initial Value	R/W	Description
7	LVDE	0*	R/W	LVD Enable
				0: The low-voltage detection circuit is not used (In standby mode)
				1: The low-voltage detection circuit is used
6 to 4	_	All 1		Reserved
				These bits are always read as 1, and cannot be modified.
3	LVDSEL	0*	R/W	LVDR Detection Level Select
				0: Reset detection voltage is 2.3 V (typ.)
				1: Reset detection voltage is 3.6 V (typ.)
				When the falling or rising voltage detection interrupt is used, reset detection voltage of 2.3 V (typ.) should be used. When only a reset detection interrupt is used, reset detection voltage of 3.6 V (typ.) should be used.
2	LVDRE	0*	R/W	LVDR Enable
				0: Disables the LVDR function
				1: Enables the LVDR function
1	LVDDE	0	R/W	Voltage-Fall-Interrupt Enable
				0: Interrupt on the power-supply voltage falling below the selected detection level disabled
				1: Interrupt on the power-supply voltage falling below the selected detection level enabled
0	LVDUE	0	R/W	Voltage-Rise-Interrupt Enable
				0: Interrupt on the power-supply voltage rising above the selected detection level disabled
				1: Interrupt on the power-supply voltage rising above the selected detection level enabled

Note: \* Not initialized by LVDR but initialized by a power-on reset or WDT reset.



	L۱	/DCR Set	ttings		Select Functions				
LVDE	LVDSEL	LVDRE	LVDDE	LVDUE	Power-On Reset	LVDR	Low-Voltage- Detection Falling Interrupt	Low-Voltage- Detection Rising Interrupt	
0	*	*	*	*	0	_	_	_	
1	1	1	0	0	0	0	_	_	
1	0	0	1	0	0		0	_	
1	0	0	1	1	0		0	0	
1	0	1	1	1	0	0	0	0	

### Table 18.1 LVDCR Settings and Select Functions

Legend \* means invalid.

### 18.2.2 Low-Voltage-Detection Status Register (LVDSR)

LVDSR indicates whether the power-supply voltage falls below or rises above the respective specified values.

Bit	Bit Name	Initial Value	R/W	Description
7 to 2	_	All 1		Reserved
				These bits are always read as 1, and cannot be modified.
1	LVDDF	0*	R/W	LVD Power-Supply Voltage Fall Flag
				[Setting condition]
				When the power-supply voltage falls below Vint (D) (typ. = 3.7 V)
				[Clearing condition]
				Writing 0 to this bit after reading it as 1
0	LVDUF	0*	R/W	LVD Power-Supply Voltage Rise Flag
				[Setting condition]
				When the power supply voltage falls below Vint (D) while the LVDUE bit in LVDCR is set to 1, then rises above Vint (U) (typ. = $4.0$ V) before falling below Vreset1 (typ. = $2.3$ V)
				[Clearing condition]
				Writing 0 to this bit after reading it as 1
Note:	* Initialized	d by LVDR		

Note: Initialized by LVDR.

## 18.3 Operation

#### 18.3.1 Power-On Reset Circuit

Figure 18.2 shows the timing of the operation of the power-on reset circuit. As the power-supply voltage rises, the capacitor which is externally connected to the  $\overline{\text{RES}}$  pin is gradually charged via the on-chip pull-up resistor (typ. 150 k $\Omega$ ). Since the state of the  $\overline{\text{RES}}$  pin is transmitted within the chip, the prescaler S and the entire chip are in their reset states. When the level on the  $\overline{\text{RES}}$  pin reaches the specified value, the prescaler S is released from its reset state and it starts counting. The OVF signal is generated to release the internal reset signal after the prescaler S has counted 131,072 clock ( $\phi$ ) cycles. The noise cancellation circuit of approximately 100 ns is incorporated to prevent the incorrect operation of the chip by noise on the  $\overline{\text{RES}}$  pin.

To achieve stable operation of this LSI, the power supply needs to rise to its full level and settles within the specified time. The maximum time required for the power supply to rise and settle after power has been supplied ( $t_{PWON}$ ) is determined by the oscillation frequency ( $f_{osc}$ ) and capacitance which is connected to  $\overline{\text{RES}}$  pin ( $C_{\overline{\text{RES}}}$ ). If  $t_{PWON}$  means the time required to reach 90 % of power supply voltage, the power supply circuit should be designed to satisfy the following formula.

$$t_{PWON}$$
 (ms)  $\leq$  90  $\times$  C<sub>RES</sub> (µF) + 162/ $f_{OSC}$  (MHz)

$$(t_{PWON} \le 3000 \text{ ms}, C_{\overline{RES}} \ge 0.22 \ \mu\text{F}, \text{ and } f_{OSC} = 10 \text{ in } 2\text{-MHz to } 10\text{-MHz operation})$$

Note that the power supply voltage (Vcc) must fall below Vpor = 100 mV and rise after charge on the  $\overline{\text{RES}}$  pin is removed. To remove charge on the  $\overline{\text{RES}}$  pin, it is recommended that the diode should be placed near Vcc. If the power supply voltage (Vcc) rises from the point above Vpor, a power-on reset may not occur.




Figure 18.2 Operational Timing of Power-On Reset Circuit

RENESAS

Rev. 4.00, 03/04, page 279 of 400


### 18.3.2 Low-Voltage Detection Circuit

#### LVDR (Reset by Low Voltage Detect) Circuit:

Figure 18.3 shows the timing of the LVDR function. The LVDR enters the module-standby state after a power-on reset is canceled. To operate the LVDR, set the LVDE bit in LVDCR to 1, wait for 50  $\mu$ s (t<sub>LVDON</sub>) until the reference voltage and the low-voltage-detection power supply have stabilized by a software timer, etc., then set the LVDRE bit in LVDCR to 1. After that, the output settings of ports must be made. To cancel the low-voltage detection circuit, first the LVDRE bit should be cleared to 0 and then the LVDE bit should be cleared to 0. The LVDRE bits must not be cleared to 0 simultaneously because incorrect operation may occur.

When the power-supply voltage falls below the Vreset voltage (typ. = 2.3 V or 3.6 V), the LVDR clears the  $\overline{\text{LVDRES}}$  signal to 0, and resets the prescaler S. The low-voltage detection reset state remains in place until a power-on reset is generated. When the power-supply voltage rises above the Vreset voltage again, the prescaler S starts counting. It counts 131,072 clock ( $\phi$ ) cycles, and then releases the internal reset signal. In this case, the LVDE, LVDSEL, and LVDRE bits in LVDCR are not initialized.

Note that if the power supply voltage (Vcc) falls below  $V_{LVDRmin} = 1.0$  V and then rises from that point, the low-voltage detection reset may not occur.



If the power supply voltage (Vcc) falls below Vpor = 100 mV, a power-on reset occurs.

Figure 18.3 Operational Timing of LVDR Circuit



## LVDI (Interrupt by Low Voltage Detect) Circuit:

Figure 18.4 shows the timing of LVDI functions. The LVDI enters the module-standby state after a power-on reset is canceled. To operate the LVDI, set the LVDE bit in LVDCR to 1, wait for 50  $\mu$ s (t<sub>LVDON</sub>) until the reference voltage and the low-voltage-detection power supply have stabilized by a software timer, etc., then set the LVDDE and LVDUE bits in LVDCR to 1. After that, the output settings of ports must be made. To cancel the low-voltage detection circuit, first the LVDDE and LVDUE bits should all be cleared to 0 and then the LVDE bit should be cleared to 0. The LVDE bit must not be cleared to 0 at the same timing as the LVDDE and LVDUE bits because incorrect operation may occur.

When the power-supply voltage falls below Vint (D) (typ. = 3.7 V) voltage, the LVDI clears the  $\overline{\text{LVDINT}}$  signal to 0 and the LVDDF bit in LVDSR is set to 1. If the LVDDE bit is 1 at this time, an IRQ0 interrupt request is simultaneously generated. In this case, the necessary data must be saved in the external EEPROM, etc, and a transition must be made to standby mode or subsleep mode. Until this processing is completed, the power supply voltage must be higher than the lower limit of the guaranteed operating voltage.

When the power-supply voltage does not fall below Vreset1 (typ. = 2.3 V) voltage but rises above Vint (U) (typ. = 4.0 V) voltage, the LVDI sets the  $\overline{\text{LVDINT}}$  signal to 1. If the LVDUE bit is 1 at this time, the LVDUF bit in LVDSR is set to 1 and an IRQ0 interrupt request is simultaneously generated.

If the power supply voltage (Vcc) falls below Vreset1 (typ. = 2.3 V) voltage, the LVDR function is performed.




Figure 18.4 Operational Timing of LVDI Circuit

RENESAS

Rev. 4.00, 03/04, page 281 of 400

## Procedures for Clearing Settings when Using LVDR and LVDI:

To operate or release the low-voltage detection circuit normally, follow the procedure described below. Figure 18.5 shows the timing for the operation and release of the low-voltage detection circuit.

- 1. To operate the low-voltage detection circuit, set the LVDE bit in LVDCR to 1.
- 2. Wait for 50  $\mu$ s (t<sub>LVDON</sub>) until the reference voltage and the low-voltage-detection power supply have stabilized by a software timer, etc. Then, clear the LVDDF and LVDUF bits in LVDSR to 0 and set the LVDRE, LVDDE, and LVDUE bits in LVDCR to 1, as required.
- 3. To release the low-voltage detection circuit, start by clearing all of the LVDRE, LVDDE, and LVDUE bits to 0. Then clear the LVDE bit to 0. The LVDE bit must not be cleared to 0 at the same timing as the LVDRE, LVDDE, and LVDUE bits because incorrect operation may occur.




Figure 18.5 Timing for Operation/Release of Low-Voltage Detection Circuit



# Section 19 Power Supply Circuit

This LSI incorporates an internal power supply step-down circuit. Use of this circuit enables the internal power supply to be fixed at a constant level of approximately 3.0 V, independently of the voltage of the power supply connected to the external  $V_{cc}$  pin. As a result, the current consumed when an external power supply is used at 3.0 V or above can be held down to virtually the same low level as when used at approximately 3.0 V. If the external power supply is 3.0 V or below, the internal voltage will be practically the same as the external voltage. It is, of course, also possible to use the same level of external power supply voltage and internal power supply voltage without using the internal power supply step-down circuit.

# 19.1 When Using Internal Power Supply Step-Down Circuit

Connect the external power supply to the  $V_{cc}$  pin, and connect a capacitance of approximately 0.1  $\mu$ F between  $V_{cc}$  and  $V_{ss}$ , as shown in figure 19.1. The internal step-down circuit is made effective simply by adding this external circuit. In the external circuit interface, the external power supply voltage connected to  $V_{cc}$  and the GND potential connected to  $V_{ss}$  are the reference levels. For example, for port input/output levels, the  $V_{cc}$  level is the reference for the high level, and the  $V_{ss}$  level is that for the low level. The A/D converter analog power supply is not affected by the internal step-down circuit.




Figure 19.1 Power Supply Connection when Internal Step-Down Circuit is Used

# 19.2 When Not Using Internal Power Supply Step-Down Circuit

When the internal power supply step-down circuit is not used, connect the external power supply to the  $V_{ct}$  pin and  $V_{cc}$  pin, as shown in figure 19.2. The external power supply is then input directly to the internal power supply. The permissible range for the power supply voltage is 3.0 V to 3.6 V. Operation cannot be guaranteed if a voltage outside this range (less than 3.0 V or more than 3.6 V) is input.




Figure 19.2 Power Supply Connection when Internal Step-Down Circuit is Not Used



# Section 20 List of Registers

The register list gives information on the on-chip I/O register addresses, how the register bits are configured, and the register states in each operating mode. The information is given as shown below.

- 1. Register addresses (address order)
- Registers are listed from the lower allocation addresses.
- The symbol in the register-name column represents a reserved address or range of reserved addresses.

Do not attempt to access reserved addresses.

- When the address is 16-bit wide, the address of the upper byte is given in the list.
- Registers are classified by functional modules.
- The data bus width is indicated.
- The number of access states is indicated.
- 2. Register bits
- Bit configurations of the registers are described in the same order as the register addresses.
- Reserved bits are indicated by in the bit name column.
- When registers consist of 16 bits, bits are described from the MSB side.
- 3. Register states in each operating mode
- Register states are described in the same order as the register addresses.
- The register states described here are for the basic operating modes. If there is a specific reset for an on-chip peripheral module, refer to the section on that on-chip peripheral module.



# 20.1 Register Addresses (Address Order)

The data-bus width column indicates the number of bits. The access-state column shows the number of states of the selected basic clock that is required for access to the register.

Note: Access to undefined or reserved addresses should not take place. Correct operation of the access itself or later operations is not guaranteed when such a register is accessed.

Register Name	Abbre- viation	Bit No	Address	Module Name	Data Bus Width	Access State
_	_	_	H'F000 to H'F72F	_	_	_
Low-voltage detection control register	LVDCR	8	H'F730	LVDC*1	8	2
Low-voltage detection status register	LVDSR	8	H'F731	LVDC*1	8	2
_	_	_	H'F732 to H'F747	_	-	_
I <sup>2</sup> C bus control register 1	ICCR1	8	H'F748	IIC2	8	2
I <sup>2</sup> C bus control register 2	ICCR2	8	H'F749	IIC2	8	2
I <sup>2</sup> C bus mode register	ICMR	8	H'F74A	IIC2	8	2
I <sup>2</sup> C bus interrupt enable register	ICIER	8	H'F74B	IIC2	8	2
I <sup>2</sup> C bus status register	ICSR	8	H'F74C	IIC2	8	2
Slave address register	SAR	8	H'F74D	IIC2	8	2
I <sup>2</sup> C bus transmit data register	ICDRT	8	H'F74E	IIC2	8	2
I <sup>2</sup> C bus receive data register	ICDRR	8	H'F74F	IIC2	8	2
_	_	_	H'F750 to H'FF7F	_	-	_
Timer mode register W	TMRW	8	H'FF80	Timer W	8	2
Timer control register W	TCRW	8	H'FF81	Timer W	8	2
Timer interrupt enable register W	TIERW	8	H'FF82	Timer W	8	2
Timer status register W	TSRW	8	H'FF83	Timer W	8	2
Timer I/O control register 0	TIOR0	8	H'FF84	Timer W	8	2
Timer I/O control register 1	TIOR1	8	H'FF85	Timer W	8	2
Timer counter	TCNT	16	H'FF86	Timer W	16* <sup>2</sup>	2
General register A	GRA	16	H'FF88	Timer W	16* <sup>2</sup>	2
General register B	GRB	16	H'FF8A	Timer W	16* <sup>2</sup>	2
General register C	GRC	16	H'FF8C	Timer W	16* <sup>2</sup>	2
General register D	GRD	16	H'FF8E	Timer W	16* <sup>2</sup>	2

Register Name	Abbre- viation	Bit No	Address	Module Name	Data Bus Width	Access State
Flash memory control register 1	FLMCR1	8	H'FF90	ROM	8	2
Flash memory control register 2	FLMCR2	8	H'FF91	ROM	8	2
Flash memory power control register	FLPWCR	8	H'FF92	ROM	8	2
Erase block register 1	EBR1	8	H'FF93	ROM	8	2
_	_	_	H'FF94 to H'FF9A	_	_	_
Flash memory enable register	FENR	8	H'FF9B	ROM	8	2
_	_	_	H'FF9C to H'FF9F	_	_	_
Timer control register V0	TCRV0	8	H'FFA0	Timer V	8	3
Timer control/status register V	TCSRV	8	H'FFA1	Timer V	8	3
Timer constant register A	TCORA	8	H'FFA2	Timer V	8	3
Timer constant register B	TCORB	8	H'FFA3	Timer V	8	3
Timer counter V	TCNTV	8	H'FFA4	Timer V	8	3
Timer control register V1	TCRV1	8	H'FFA5	Timer V	8	3
Timer mode register A	ТМА	8	H'FFA6	Timer A	8	2
Timer counter A	TCA	8	H'FFA7	Timer A	8	2
Serial mode register	SMR	8	H'FFA8	SCI3	8	3
Bit rate register	BRR	8	H'FFA9	SCI3	8	3
Serial control register 3	SCR3	8	H'FFAA	SCI3	8	3
Transmit data register	TDR	8	H'FFAB	SCI3	8	3
Serial status register	SSR	8	H'FFAC	SCI3	8	3
Receive data register	RDR	8	H'FFAD	SCI3	8	3
_	_	_	H'FFAE, H'FFAF	_	_	_
A/D data register A	ADDRA	16	H'FFB0	A/D converter	8	3
A/D data register B	ADDRB	16	H'FFB2	A/D converter	8	3
A/D data register C	ADDRC	16	H'FFB4	A/D converter	8	3
A/D data register D	ADDRD	16	H'FFB6	A/D converter	8	3
A/D control/status register	ADCSR	8	H'FFB8	A/D converter	8	3
A/D control register	ADCR	8	H'FFB9	A/D converter	8	3
	_	—	H'FFBA to H'FFBF	_	_	_



Register Name	Abbre- viation	Bit No	Address	Module Name	Data Bus Width	Access State
Timer control/status register WD	TCSRWD	8	H'FFC0	WDT* <sup>3</sup>	8	2
Timer counter WD	TCWD	8	H'FFC1	WDT* <sup>3</sup>	8	2
Timer mode register WD	TMWD	8	H'FFC2	WDT* <sup>3</sup>	8	2
	_		H'FFC3	_	_	_
_	_	_	H'FFC4 to H'FFC7	_	_	_
Address break control register	ABRKCR	8	H'FFC8	Address break	8	2
Address break status register	ABRKSR	8	H'FFC9	Address break	8	2
Break address register H	BARH	8	H'FFCA	Address break	8	2
Break address register L	BARL	8	H'FFCB	Address break	8	2
Break data register H	BDRH	8	H'FFCC	Address break	8	2
Break data register L	BDRL	8	H'FFCD	Address break	8	2
_	_	_	H'FFCE, H'FFCF	_	_	_
Port pull-up control register 1	PUCR1	8	H'FFD0	I/O port	8	2
Port pull-up control register 5	PUCR5	8	H'FFD1	I/O port	8	2
_	_	_	H'FFD2, H'FFD3	I/O port	_	_
Port data register 1	PDR1	8	H'FFD4	I/O port	8	2
Port data register 2	PDR2	8	H'FFD5	I/O port	8	2
_	_	8	H'FFD6, H'FFD7	I/O port	_	_
Port data register 5	PDR5	8	H'FFD8	I/O port	8	2
	_		H'FFD9	I/O port	_	_
Port data register 7	PDR7	8	H'FFDA	I/O port	8	2
Port data register 8	PDR8	8	H'FFDB	I/O port	8	2
_	_		H'FFDC	I/O port	_	_
Port data register B	PDRB	8	H'FFDD	I/O port	8	2
_	_	_	H'FFDE, H'FFDF	I/O port	_	_
Port mode register 1	PMR1	8	H'FFE0	I/O port	8	2
Port mode register 5	PMR5	8	H'FFE1	I/O port	8	2
_	_		H'FFE2, H'FFE3	I/O port	_	_

Register Name	Abbre- viation	Bit No	Address	Module Name	Data Bus Width	Access State
Port control register 1	PCR1	8	H'FFE4	I/O port	8	2
Port control register 2	PCR2	8	H'FFE5	I/O port	8	2
_	_	_	H'FFE6, H'FFE7	I/O port	_	_
Port control register 5	PCR5	8	H'FFE8	I/O port	8	2
_	_	_	H'FFE9	I/O port	_	_
Port control register 7	PCR7	8	H'FFEA	I/O port	8	2
Port control register 8	PCR8	8	H'FFEB	I/O port	8	2
_	_	—	H'FFEC to H'FFEF	I/O port	_	_
System control register 1	SYSCR1	8	H'FFF0	Power-down	8	2
System control register 2	SYSCR2	8	H'FFF1	Power-down	8	2
Interrupt edge select register 1	IEGR1	8	H'FFF2	Interrupts	8	2
Interrupt edge select register 2	IEGR2	8	H'FFF3	Interrupts	8	2
Interrupt enable register 1	IENR1	8	H'FFF4	Interrupts	8	2
_		_	H'FFF5	I/O port	_	_
Interrupt flag register 1	IRR1	8	H'FFF6	Interrupts	8	2
_		_	H'FFE7	I/O port	_	_
Wake-up interrupt flag register	IWPR	8	H'FFF8	Interrupts	8	2
Module standby control register 1	MSTCR1	8	H'FFF9	Power-down	8	2
_		—	H'FFFA to H'FFFF	_	—	_

## • EEPROM

Register Name	Abbre- viation	Bit N	No Address	Module Name	Data Bus Width	Access State
EEPROM slave address register	_	8	H'FF09	EEPROM	_	_
EEPROM key register	EKR	8	H'FF10	EEPROM	_	_

RENESAS

Notes: 1. LVDC: Low-voltage detection circuits (optional)

2. Only word access can be used.

3. WDT: Watchdog timer

# 20.2 Register Bits

The addresses and bit names of the registers in the on-chip peripheral modules are listed below. The 16-bit register is indicated in two rows, 8 bits for each row.

Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
_	_	_	_	_	_	_	—	_	_
LVDCR	LVDE	_	_	_	LVDSEL	LVDRE	LVDDE	LVDUE	LVDC
LVDSR	_	_	_	_	_	_	LVDDF	LVDUF	(optional)*1
_	_	_	_	_	_	_	_	_	_
ICCR1	ICE	RCVD	MST	TRS	CKS3	CKS2	CKS1	CKS0	IIC2
ICCR2	BBSY	SCP	SDAO	SDAOP	SCKO	_	IICRST	_	_
ICMR	MLS	WAIT	_	_	BCWP	BC2	BC1	BC0	_
ICIER	TIE	TEIE	RIE	NAKIE	STIE	ACKE	ACKBR	ACKBT	_
ICSR	TDRE	TEND	RDRF	NACKF	STOP	AL/OVE	AAS	ADZ	_
SAR	SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	FS	_
ICDRT	ICDRT7	ICDRT6	ICDRT5	ICDRT4	ICDRT3	ICDRT2	ICDRT1	ICDRT0	_
ICDRR	ICDRR7	ICDRR6	ICDRR5	ICDRR4	ICDRR3	ICDRR2	ICDRR1	ICDRR0	
_	_	_	_	_	_	_	_	_	_
TMRW	CTS	_	BUFEB	BUFEA	_	PWMD	PWMC	PWMB	Timer W
TCRW	CCLR	CKS2	CKS1	CKS0	TOD	TOC	TOB	TOA	
TIERW	OVIE	_	_	_	IMIED	IMIEC	IMIEB	IMIEA	_
TSRW	OVF	_	_	_	IMFD	IMFC	IMFB	IMFA	_
TIOR0	_	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0	
TIOR1	_	IOD2	IOD1	IOD0	_	IOC2	IOC1	IOC0	
TCNT	TCNT15	TCNT14	TCNT13	TCNT12	TCNT11	TCNT10	TCNT9	TCNT8	_
	TCNT7	TCNT6	TCNT5	TCNT4	TCNT3	TCNT2	TCNT1	TCNT0	_
GRA	GRA15	GRA14	GRA13	GRA12	GRA11	GRA10	GRA9	GRA8	_
	GRA7	GRA6	GRA5	GRA4	GRA3	GRA2	GRA1	GRA0	_
GRB	GRB15	GRB14	GRB13	GRB12	GRB11	GRB10	GRB9	GRB8	_
	GRB7	GRB6	GRB5	GRB4	GRB3	GRB2	GRB1	GRB0	
GRC	GRC15	GRC14	GRC13	GRC12	GRC11	GRC10	GRC9	GRC8	_
	GRC7	GRC6	GRC5	GRC4	GRC3	GRC2	GRC1	GRC0	_
GRD	GRD15	GRD14	GRD13	GRD12	GRD11	GRD10	GRD9	GRD8	_
	GRD7	GRD6	GRD5	GRD4	GRD3	GRD2	GRD1	GRD0	

Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
FLMCR1	_	SWE	ESU	PSU	EV	PV	E	Р	ROM
FLMCR2	FLER	_	_	_	_	_	_	_	-
FLPWCR	PDWND	_	_	_	_	_	_	_	-
EBR1	_	_	_	EB4	EB3	EB2	EB1	EB0	-
FENR	FLSHE	_	_	_	_	_	_	_	-
TCRV0	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	Timer V
TCSRV	CMFB	CMFA	OVF	_	OS3	OS2	OS1	OS0	-
TCORA	TCORA7	TCORA6	TCORA5	TCORA4	TCORA3	TCORA2	TCORA1	TCORA0	-
TCORB	TCORB7	TCORB6	TCORB5	TCORB4	TCORB3	TCORB2	TCORB1	TCORB0	-
TCNTV	TCNTV7	TCNTV6	TCNTV5	TCNTV4	TCNTV3	TCNTV2	TCNTV1	TCNTV0	_
TCRV1	_	_	_	TVEG1	TVEG0	TRGE	_	ICKS0	-
ТМА	TMA7	TMA6	TMA5	_	TMA3	TMA2	TMA1	TMA0	Timer A
TCA	TCA7	TCA6	TCA5	TCA4	TCA3	TCA2	TCA1	TCA0	_
SMR	COM	CHR	PE	PM	STOP	MP	CKS1	CKS0	SCI3
BRR	BRR7	BRR6	BRR5	BRR4	BRR3	BRR2	BRR1	BRR0	-
SCR3	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	-
TDR	TDR7	TDR6	TDR5	TDR4	TDR3	TDR2	TDR1	TDR0	-
SSR	TDRE	RDRF	OER	FER	PER	TEND	MPBR	MPBT	SCI3
RDR	RDR7	RDR6	RDR5	RDR4	RDR3	RDR2	RDR1	RDR0	_
ADDRA	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	A/D converter
	AD1	AD0	_	_	_	_	_	_	-
ADDRB	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	_
	AD1	AD0	_	_	_			_	_
ADDRC	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	_
	AD1	AD0		_	_		_		_
ADDRD	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	_
	AD1	AD0	_	_	_	_	_	_	_
ADCSR	ADF	ADIE	ADST	SCAN	CKS	CH2	CH1	CH0	_
ADCR	TRGE	_	_	_	_	_	_	_	_
_	_	_	_	_	_	_	_	_	_
TCSRWD	B6WI	TCWE	B4WI	TCSRWE	B2WI	WDON	B0WI	WRST	WDT*2
TCWD	TCWD7	TCWD6	TCWD5	TCWD4	TCWD3	TCWD2	TCWD1	TCWD0	_
TMWD	_	_	_	_	CKS3		CKS1	CKS0	_
_	_	_			_		_	_	_
ABRKCR	RTINTE	CSEL1	CSEL0		ACMP1		DCMP1	DCMP0	Address break
ABRKSR	ABIF	ABIE	—	—	—	—	—	—	



Rev. 4.00, 03/04, page 291 of 400

Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
BARH	BARH7	BARH6	BARH5	BARH4	BARH3	BARH2	BARH1	BARH0	Address break
BARL	BARL7	BARL6	BARL5	BARL4	BARL3	BARL2	BARL1	BARL0	-
BDRH	BDRH7	BDRH6	BDRH5	BDRH4	BDRH3	BDRH2	BDRH1	BDRH0	_
BDRL	BDRL7	BDRL6	BDRL5	BDRL4	BDRL3	BDRL2	BDRL1	BDRL0	-
_	-	_	_	_	_	_	_	_	_
PUCR1	PUCR17	PUCR16	PUCR15	PUCR14	_	PUCR12	PUCR11	PUCR10	I/O port
PUCR5	_	_	PUCR55	PUCR54	PUCR53	PUCR52	PUCR51	PUCR50	-
PDR1	P17	P16	P15	P14	_	P12	P11	P10	-
PDR2	_	_	_	_	_	P22	P21	P20	_
PDR5	P57* <sup>3</sup>	P56* <sup>3</sup>	P55	P54	P53	P52	P51	P50	-
PDR7	_	P76	P75	P74	_	_	_	_	-
PDR8	P87	P86	P85	P84	P83	P82	P81	P80	_
PDRB	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0	
PMR1	IRQ3	IRQ2	IRQ1	IRQ0	_	_	TXD	TMOW	-
PMR5	—	—	WKP5	WKP4	WKP3	WKP2	WKP1	WKP0	_
PCR1	PCR17	PCR16	PCR15	PCR14	_	PCR12	PCR11	PCR10	
PCR2	_	_	_	_	_	PCR22	PCR21	PCR20	-
PCR5	PCR57* <sup>3</sup>	PCR56*3	PCR55	PCR54	PCR53	PCR52	PCR51	PCR50	-
PCR7	_	PCR76	PCR75	PCR74	_	_	_	_	-
PCR8	PCR87	PCR86	PCR85	PCR84	PCR83	PCR82	PCR81	PCR80	-
SYSCR1	SSBY	STS2	STS1	STS0	NESEL	_	_	_	Power-down
SYSCR2	SMSEL	LSON	DTON	MA2	MA1	MA0	SA1	SA0	-
IEGR1	NMIEG	_	_	_	IEG3	IEG2	IEG1	IEG0	Interrupts
IEGR2	_	_	WPEG5	WPEG4	WPEG3	WPEG2	WPEG1	WPEG0	_
IENR1	IENDT	IENTA	IENWP	_	IEN3	IEN2	IEN1	IEN0	_
IRR1	IRRDT	IRRTA	_	_	IRRI3	IRRI2	IRRI1	IRRI0	_
IWPR	_	_	IWPF5	IWPF4	IWPF3	IWPF2	IWPF1	IWPF0	-
MSTCR1	_	MSTIIC	MSTS3	MSTAD	MSTWD	MSTTW	MSTTV	MSTTA	Power-down
		_	_	_	_	_	_	_	_

•	EEPROM
•	EEPKOM

Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	
EKR									EEPROM	
Notes:	1. LVDC: Low-voltage detection circuits (optional)									
	2. WDT:	Watchdo	g timer							
	3. These	e bits are	reserved i	n the EEF	PROM sta	cked F-Z1	FAT <sup>™</sup> and	mask-RC	OM versions.	

# 20.3 Registers States in Each Operating Mode

Register Name	Reset	Active	Sleep	Subactive	Subsleep	Standby	Module
LVDCR	Initialized	—	—	—	—	—	LVDC
LVDSR	Initialized	_	_	_	_	_	(optional)*1
ICCR1	Initialized	_	_	_	_	_	IIC2
ICCR2	Initialized	_	_		_	_	_
ICMR	Initialized			_		_	_
ICIER	Initialized			_		_	_
ICSR	Initialized	_	_	_	_	_	_
SAR	Initialized	_	_	_	_	_	_
ICDRT	Initialized	_	_	_	_	_	_
ICDRR	Initialized	_	_	_	_	_	
TMRW	Initialized	_	_		_	_	Timer W
TCRW	Initialized	_	_	_	_	_	
TIERW	Initialized	_	_	_		_	
TSRW	Initialized			_			_
TIOR0	Initialized	_	_	_	_	_	_
TIOR1	Initialized	_	—	—	—	—	
TCNT	Initialized	_	—	_	_	_	
GRA	Initialized	_	_	_	_	_	
GRB	Initialized	_	_	_	_	_	
GRC	Initialized	—	—	—	_	—	
GRD	Initialized	_	_	_	_	_	_
FLMCR1	Initialized	_	_	Initialized	Initialized	Initialized	ROM
FLMCR2	Initialized	_	_	_	_	_	
FLPWCR	Initialized	—	—	_	—	—	
EBR1	Initialized	_	_	Initialized	Initialized	Initialized	_
FENR	Initialized	_		_			
TCRV0	Initialized	_	—	Initialized	Initialized	Initialized	Timer V
TCSRV	Initialized	—	_	Initialized	Initialized	Initialized	
TCORA	Initialized	_		Initialized	Initialized	Initialized	
TCORB	Initialized	—		Initialized	Initialized	Initialized	
TCNTV	Initialized	_		Initialized	Initialized	Initialized	
TCRV1	Initialized	_	—	Initialized	Initialized	Initialized	



Register Name	Reset	Active	Sleep	Subactive	Subsleep	Standby	Module
ТМА	Initialized	_	_	—	_	_	Timer A
ТСА	Initialized	—	—	—	—	—	_
SMR	Initialized	_	_	Initialized	Initialized	Initialized	SCI3
BRR	Initialized	—	—	Initialized	Initialized	Initialized	_
SCR3	Initialized	—	—	Initialized	Initialized	Initialized	_
TDR	Initialized	—	—	Initialized	Initialized	Initialized	_
SSR	Initialized	_	_	Initialized	Initialized	Initialized	_
RDR	Initialized	—	_	Initialized	Initialized	Initialized	_
ADDRA	Initialized	_	_	Initialized	Initialized	Initialized	A/D converter
ADDRB	Initialized	_	_	Initialized	Initialized	Initialized	_
ADDRC	Initialized			Initialized	Initialized	Initialized	_
ADDRD	Initialized	_	_	Initialized	Initialized	Initialized	_
ADCSR	Initialized	_	_	Initialized	Initialized	Initialized	_
ADCR	Initialized	_	_	Initialized	Initialized	Initialized	_
TCSRWD	Initialized	_	_	_	_	_	WDT* <sup>2</sup>
TCWD	Initialized	_	_	_		_	_
TMWD	Initialized	_	_	_		_	_
ABRKCR	Initialized	_	_	_		_	Address Break
ABRKSR	Initialized	_	_	_	_	_	_
BARH	Initialized					_	_
BARL	Initialized	_	_	_	_	_	_
BDRH	Initialized	_	_	_		_	_
BDRL	Initialized	_	_	_	_	_	_
PUCR1	Initialized					_	I/O port
PUCR5	Initialized		_	_		_	_
PDR1	Initialized	_	_	_	_	_	_
PDR2	Initialized					_	_
PDR5	Initialized	_	_			_	_
PDR7	Initialized					_	_
PDR8	Initialized		_	_		_	_
PDRB	Initialized	_	_			_	_
PMR1	Initialized		_	_		_	_
PMR5	Initialized	_	_			_	_
PCR1	Initialized		_	_		_	_
PCR2	Initialized	_	_	_	_	_	_



Register Name	Reset	Active	Sleep	Subactive	Subsleep	Standby	Module
PCR5	Initialized	—			_	—	I/O port
PCR7	Initialized		_	_	_	_	
PCR8	Initialized	_	_		_	_	
SYSCR1	Initialized	_			_	_	Power-down
SYSCR2	Initialized	_	_		_	_	Power-down
IEGR1	Initialized	_	_		_	_	Interrupts
IEGR2	Initialized		_	_	_	_	Interrupts
IENR1	Initialized	_				_	Interrupts
IRR1	Initialized	—	—		—	—	Interrupts
IWPR	Initialized	_				_	Interrupts
MSTCR1	Initialized	—			_	_	Power-down

#### • EEPROM

Register Name	Reset	Active	Sleep	Subactive	Subsleep	Standby	Module
EKR	—	—	—	—	—	—	EEPROM

Notes: — is not initialized

1. LVDC: Low-voltage detection circuits (optional)

2. WDT: Watchdog timer

Rev. 4.00, 03/04, page 296 of 400



# Section 21 Electrical Characteristics

## 21.1 Absolute Maximum Ratings

### Table 21.1 Absolute Maximum Ratings


ltem		Symbol	Value	Unit	Note
Power supply voltag	e	$V_{cc}$	–0.3 to +7.0	V	*
Analog power supply voltage		$AV_{cc}$	-0.3 to +7.0	V	
Input voltage	Ports other than ports B and X1	V <sub>IN</sub>	–0.3 to V <sub>cc</sub> +0.3	V	
	Port B		–0.3 to AV $_{\rm cc}$ +0.3	V	
	X1		–0.3 to 4.3	V	
Operating temperature		$T_{_{opr}}$	–20 to +75	°C	
Storage temperature	)	$T_{_{stg}}$	–55 to +125	°C	


Note: \* Permanent damage may result if maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.


# 21.2 Electrical Characteristics (F-ZTAT<sup>TM</sup> Version, EEPROM Stacked F-ZTAT<sup>TM</sup> Version)

### 21.2.1 Power Supply Voltage and Operating Ranges


Power Supply Voltage and Oscillation Frequency Range








Analog Power Supply Voltage and A/D Converter Accuracy Guarantee Range



RENESAS

Rev. 4.00, 03/04, page 298 of 400

# Range of Power Supply Voltage and Oscillation Frequency when Low-Voltage Detection Circuit is Used





Rev. 4.00, 03/04, page 299 of 400

### 21.2.2 DC Characteristics

### Table 21.2DC Characteristics (1)

 $V_{cc}$  = 3.0 to 5.5 V,  $V_{ss}$  = 0.0 V,  $T_a$  = -20 to +75°C, unless otherwise indicated.

				Values				
Item	Symbol	Applicable Pins	Test Condition	Min	Тур	Max	Unit	Notes
Input high voltage	V <sub>IH</sub>	RES, NMI, WKP0 to WKP5, IRQ0 to IRQ3, ADTRG,TMRIV,	$V_{cc}$ = 4.0 to 5.5 V	$V_{cc} \times 0.8$		V <sub>cc</sub> + 0.3	V	
		TMCIV, FTCI, FTIOA to FTIOD, SCK3, TRGV		$V_{cc} \times 0.9$	_	V <sub>cc</sub> + 0.3		
		RXD, SCL, SDA, P10 to P12, P14 to P17, P20 to P22,	$V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$	$V_{cc} \times 0.7$	_	V <sub>cc</sub> + 0.3	V	-
		P50 to P57, P74 to P76, P80 to P87		$V_{cc} \times 0.8$	_	V <sub>cc</sub> + 0.3	-	
		PB0 to PB7	${\rm AV}_{\rm cc}$ = 4.0 to 5.5 V	$AV_{cc}  imes 0.7$	—	$AV_{cc} + 0.3$	V	-
			$\mathrm{AV}_{\mathrm{cc}}$ = 3.3 to 5.5 V	$AV_{cc}  imes 0.8$	—	$AV_{cc} + 0.3$		_
		OSC1	$V_{\rm cc}$ = 4.0 to 5.5 V	$V_{\rm cc} - 0.5$	—	$V_{cc}$ + 0.3	V	
				$V_{\rm cc} - 0.3$	—	$V_{cc}$ + 0.3		
Input low voltage	V <sub>IL</sub>	RES, NMI, WKP0 to WKP5, IRQ0 to IRQ3, ADTRG,TMRIV,	$V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$	-0.3	_	$V_{cc} \times 0.2$	V	
		TMCIV, FTCI, FTIOA to FTIOD, SCK3, TRGV		-0.3	_	CC		_
		RXD, SCL, SDA, P10 to P12, P14 to P17, P20 to P22,	$V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$	-0.3	_	$V_{cc} \times 0.3$	V	
		P50 to P57, P74 to P76, P80 to P87		-0.3	_	$V_{cc} \times 0.2$		
		PB0 to PB7	$AV_{cc}$ = 4.0 to 5.5 V	-0.3	_	$AV_{cc}  imes 0.3$	V	
			$AV_{cc}$ = 3.3 to 5.5 V	-0.3	_	$AV_{cc}  imes 0.2$		_
		OSC1	$V_{\rm cc}$ = 4.0 to 5.5 V	-0.3	—	0.5	V	
				-0.3	—	0.3		

				Value			
Item	Symbol	Applicable Pins	Test Condition	Min	Тур	Мах	Unit Notes
Output	V <sub>OH</sub>	P10 to P12,	$V_{\rm cc}$ = 4.0 to 5.5 V	$V_{cc} - 1.0$	_		V
nigh voltage		P14 to P17, P20 to P22,	−I <sub>OH</sub> = 1.5 mA				
		P50 to P55, P74 to P76, P80 to P87	-I <sub>OH</sub> = 0.1 mA	$V_{cc} - 0.5$	_	_	
		P56, P57	$V_{\rm cc}$ = 4.0 to 5.5 V	$V_{cc} - 2.5$		_	V
			-I <sub>OH</sub> = 0.1 mA				
			$V_{\rm cc}$ = 3.0 to 4.0 V	$V_{\rm cc}-2.0$	—	_	
			–I <sub>OH</sub> = 0.1 mA				
Output ow voltage	V <sub>ol</sub>	P10 to P12, P14 to P17, P20 to P22,	$V_{cc} = 4.0 \text{ to } 5.5$ $VI_{oL} = 1.6 \text{ mA}$	_	—	0.6	V
-		P50 to P57, P74 to P76	I <sub>oL</sub> = 0.4 mA	_	_	0.4	
		P80 to P87	$V_{\rm cc}$ = 4.0 to 5.5 V	_	—	1.5	V
			I <sub>oL</sub> = 20.0 mA				
			$V_{\rm cc}$ = 4.0 to 5.5 V	—	—	1.0	
			I <sub>oL</sub> = 10.0 mA				
			$V_{\rm cc}$ = 4.0 to 5.5 V	—	—	0.4	
			I <sub>oL</sub> = 1.6 mA				
			I <sub>oL</sub> = 0.4 mA	_	—	0.4	
		SCL, SDA	$V_{\rm cc}$ = 4.0 to 5.5 V	_	—	0.6	V
			I <sub>OL</sub> = 6.0 mA				
			I <sub>oL</sub> = 3.0 mA	—	_	0.4	
nput/ output eakage current	I <sub>IL</sub>	OSC1, NMI, WKP0 to WKP5, IRQ0 to IRQ3, ADTRG, TRGV, TMRIV, TMCIV, FTCI, FTIOA to FTIOD, RXD, SCK3, SCL, SDA	$V_{IN} = 0.5 V \text{ to}$ $(V_{CC} - 0.5 V)$	_	_	1.0	μΑ
		P10 to P12, P14 to P17, P20 to P22, P50 to P57, P74 to P76, P80 to P87	$V_{IN} = 0.5 \text{ V to}$ ( $V_{CC} - 0.5 \text{ V}$ )	_		1.0	μΑ
		PB0 to PB7	$V_{_{\rm IN}} = 0.5$ V to (AV <sub>cc</sub> - 0.5 V)	—	_	1.0	μΑ

					Values	5		
ltem	Symbol	Applicable Pins	Test Condition	Min	Тур	Max	Unit	Notes
Pull-up MOS	$-I_{p}$	P10 to P12, P14 to P17,	$V_{cc} = 5.0 \text{ V},$ $V_{iN} = 0.0 \text{ V}$	50.0		300.0	μA	
current		P50 to P55	$V_{\rm CC} = 3.0 \text{ V},$ $V_{\rm IN} = 0.0 \text{ V}$	—	60.0	_		Reference value
Input capaci- tance	C <sub>in</sub>	All input pins except power supply pins	f = 1 MHz, $V_{IN} = 0.0 V,$ $T_a = 25^{\circ}C$	_	_	15.0	pF	
		SDA, SCL		—	—	25.0	pF	HD64N3694G
Active mode current	I <sub>OPE1</sub>	V <sub>cc</sub>	Active mode 1 $V_{cc} = 5.0 V$ , $f_{osc} = 20 MHz$	_	20.0	30.0	mA	*
consump- tion			Active mode 1 $V_{cc} = 3.0 V$ , $f_{osc} = 10 MHz$	_	8.0	_		* Reference value
	I <sub>OPE2</sub>	V <sub>cc</sub>	Active mode 2 $V_{cc} = 5.0 V$ , $f_{osc} = 20 MHz$	—	2.0	3.0	mA	*
			Active mode 2 $V_{cc} = 3.0 V$ , $f_{osc} = 10 MHz$	_	1.2	_		* Reference value
Sleep mode current	I <sub>SLEEP1</sub>	V <sub>cc</sub>	Sleep mode 1 $V_{cc} = 5.0 V$ , $f_{osc} = 20 MHz$	_	16.0	22.5	mA	*
consump- tion			Sleep mode 1 $V_{cc} = 3.0 V$ , $f_{osc} = 10 MHz$	—	8.0	_		* Reference value
	I <sub>SLEEP2</sub>	V <sub>cc</sub>	Sleep mode 2 $V_{cc} = 5.0 V,$ $f_{osc} = 20 MHz$	_	1.8	2.7	mA	*
			Sleep mode 2 $V_{cc} = 3.0 V$ , $f_{osc} = 10 MHz$	_	1.2	_		* Reference value
Subactive mode current consump-	I <sub>SUB</sub>	V <sub>cc</sub>	$V_{cc} = 3.0 V$ 32-kHz crystal resonator $(\phi_{SUB} = \phi_W/2)$	_	40.0	70.0	μA	*
tion			$\begin{array}{l} V_{\rm CC} = 3.0 \ V \\ 32\text{-kHz crystal} \\ resonator \\ (\varphi_{\rm SUB} = \varphi_{\rm W}/8) \end{array}$		30.0	_		* Reference value

					Value	es		
Item	Symbol	Applicable Pins	Test Condition	Min	Тур	Max	Unit	Notes
Subsleep mode current consump- tion	I <sub>SUBSP</sub>	V <sub>cc</sub>	$V_{cc} = 3.0 V$ 32-kHz crystal resonator $(\phi_{SUB} = \phi_W/2)$	_	30.0	50.0	μA	*
Standby mode current consump- tion	I <sub>STBY</sub>	V <sub>cc</sub>	32-kHz crystal resonator not used	_	_	5.0	μA	*
RAM data retaining voltage	$V_{RAM}$	V <sub>cc</sub>		2.0	_	_	V	

Note: \* Pin states during current consumption measurement are given below (excluding current in the pull-up MOS transistors and output buffers).

Mode	de RES Pin Internal State		Other Pins	Oscillator Pins
Active mode 1			V <sub>cc</sub>	Main clock: ceramic or crystal resonator
Active mode 2		Operates (¢/64)		Subclock: Pin X1 = V <sub>ss</sub>
Sleep mode 1	V <sub>cc</sub>	Only timers operate	V <sub>cc</sub>	—
Sleep mode 2		Only timers operate (\$\phi/64)		
Subactive mode	V <sub>cc</sub>	Operates	V <sub>cc</sub>	Main clock: ceramic or crystal resonator
Subsleep mode	V <sub>cc</sub>	Only timers operate	V <sub>cc</sub>	Subclock: crystal resonator
Standby mode	V <sub>cc</sub>	CPU and timers both stop	V <sub>cc</sub>	Main clock: ceramic or crystal resonator
				Subclock: Pin X1 = V <sub>ss</sub>

### Table 21.2 DC Characteristics (2)

 $V_{cc} = 3.0 \text{ V}$  to 5.5 V,  $V_{ss} = 0.0 \text{ V}$ ,  $T_a = -20^{\circ}\text{C}$  to +75°C, unless otherwise indicated.

					Va	lues		
Item	Symbol	Applicable Pins	Test Condition	Min	Тур	Max	Unit	Notes
EEPROM current	I <sub>EEW</sub>	V <sub>cc</sub>	$V_{cc}$ = 5.0 V, $t_{scL}$ = 2.5 $\mu s$ (when writing)	—	_	2.0	mA	*
consump- tion	I <sub>EER</sub>	V <sub>cc</sub>	$\label{eq:V_cc} \begin{array}{l} V_{cc} = 5.0 \text{ V}, \ t_{scl} = 2.5 \\ \mu s \ (\text{when reading}) \end{array}$	_	—	0.3	mA	_
	I <sub>eestby</sub>	V <sub>cc</sub>	$V_{cc}$ = 5.0 V, $t_{scl}$ = 2.5 $\mu$ s (at standby)	_	_	3.0	μA	_

Note: \* The current consumption of the EEPROM chip is shown.

For the current consumption of H8/3694N, add the above current values to the current consumption of H8/3694F.



### Table 21.2 DC Characteristics (3)

 $V_{cc} = 3.0$  to 5.5 V,  $V_{ss} = 0.0$  V,  $T_a = -20$  to +75°C, unless otherwise indicated.

		Applicable			Value	s	
Item	Symbol	Pins	Test Condition	Min	Тур	Max	Unit
Allowable output low current (per pin)	I <sub>ol</sub>	Output pins except port 8, SCL, and SDA	$V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$		_	2.0	mA
		Port 8	_	_	_	20.0	
		Port 8			—	10.0	
		SCL and SDA	_	_	_	6.0	
		Output pins except port 8, SCL, and SDA	_	_	_	0.5	_
Allowable output low current (total)	$\Sigma I_{OL}$	Output pins except port 8, SCL, and SDA	$V_{cc}$ = 4.0 to 5.5 V	_	_	40.0	mA
		Port 8, SCL, and SDA	_	_	—	80.0	
		Output pins except port 8, SCL, and SDA			_	20.0	
		Port 8, SCL, and SDA	_	_	—	40.0	
Allowable output high	-I <sub>OH</sub>	All output pins	$V_{cc} = 4.0$ to 5.5 V	—		2.0	mA
current (per pin)					—	0.2	
Allowable output high	$ -\Sigma I_{OH} $	All output pins	$V_{\rm cc}$ = 4.0 to 5.5 V		—	30.0	mA
current (total)					—	8.0	



### 21.2.3 AC Characteristics

### Table 21.3 AC Characteristics

 $V_{cc}$  = 3.0 to 5.5 V,  $V_{ss}$  = 0.0 V,  $T_a$  = -20 to +75°C, unless otherwise indicated.

		Applicable			Values			Reference
Item	Symbol	Pins	Test Condition	Min	Тур	Max	Unit	Figure
System clock oscillation	f <sub>osc</sub>	OSC1, OSC2	$V_{cc}$ = 4.0 to 5.5 V	2.0	—	20.0	MHz	* <sup>1</sup>
frequency				2.0		10.0		
System clock (ø)	t <sub>cyc</sub>			1	_	64	t <sub>osc</sub>	*2
cycle time				_	_	12.8	μs	_
Subclock oscillation frequency	f <sub>w</sub>	X1, X2		—	32.768	—	kHz	
Watch clock $(\phi_w)$ cycle time	t <sub>w</sub>	X1, X2		_	30.5	_	μs	
Subclock ( $\phi_{SUB}$ ) cycle time	t <sub>subcyc</sub>			2	—	8	t <sub>w</sub>	*2
Instruction cycle time				2	—	—	t <sub>cyc</sub> t <sub>subcyc</sub>	
Oscillation stabilization time (crystal resonator)	t <sub>rc</sub>	OSC1, OSC2		_	_	10.0	ms	
Oscillation stabilization time (ceramic resonator)	t <sub>rc</sub>	OSC1, OSC2		_	_	5.0	ms	
Oscillation stabilization time	t <sub>rcx</sub>	X1, X2		—	—	2.0	S	
External clock	t <sub>CPH</sub>	OSC1	$V_{cc}$ = 4.0 to 5.5 V	20.0	_	_	ns	Figure 21.1
high width				40.0	—	_		
External clock	t <sub>CPL</sub>	OSC1	$V_{\rm cc}$ = 4.0 to 5.5 V	20.0	_	_	ns	_
low width				40.0	_	—	_	
External clock	t <sub>CPr</sub>	OSC1	$V_{cc}$ = 4.0 to 5.5 V	_	_	10.0	ns	_
rise time				—	_	15.0		_
External clock	t <sub>CPf</sub>	OSC1	$V_{\rm CC}$ = 4.0 to 5.5 V	_	_	10.0	ns	-
fall time				—	—	15.0		
RES pin low width	t <sub>rel</sub>	RES	At power-on and in modes other than those below	t <sub>rc</sub>	_	_	ms	Figure 21.2
			In active mode and sleep mode operation	200	_	_	ns	_

		Applicable			Value	S		Reference
Item	Symbol	Pins	Test Condition	Min	Тур	Max	Unit	Figure
Input pin high width	t <sub>iri</sub>	NMI, IRQ0 to IRQ3, WKP0 to WKP5, TMCIV, TMRIV, TRGV, ADTRG, FTCI, FTIOA to FTIOD		2	_	_	t <sub>cyc</sub> t <sub>subcyc</sub>	Figure 21.3
Input pin low width	t <sub>ii</sub>	NMI,         IRQ0 to         IRQ3,         WKP0 to         WKP5,         TMCIV,         TMRIV,         TRGV,         ADTRG,         FTCI,         FTIOA to         FTIOD		2	_	_	t <sub>cyc</sub> t <sub>subcyc</sub>	_

Notes: 1. When an external clock is input, the minimum system clock oscillation frequency is 1.0 MHz.

2. Determined by MA2, MA1, MA0, SA1, and SA0 of system control register 2 (SYSCR2).



## Table 21.4 I<sup>2</sup>C Bus Interface Timing

 $V_{cc}$  = 3.0 to 5.5 V,  $V_{ss}$  = 0.0 V,  $T_a$  = -20 to +75°C, unless otherwise indicated.

		Test		Values			Reference
Item	Symbol	Condition	Min	Тур	Max	Unit	Figure
SCL input cycle time	t <sub>scl</sub>		$12t_{cyc} + 600$	_	—	ns	Figure 21.4
SCL input high width	t <sub>sclh</sub>		3t <sub>cyc</sub> + 300			ns	_
SCL input low width	t <sub>scll</sub>		$5t_{cyc} + 300$	_	_	ns	_
SCL and SDA input fall time	t <sub>sf</sub>		_	_	300	ns	_
SCL and SDA input spike pulse removal time	t <sub>sp</sub>		_	—	1t <sub>cyc</sub>	ns	_
SDA input bus-free time	t <sub>BUF</sub>		5t <sub>cyc</sub>	_	_	ns	_
Start condition input hold time	t <sub>stah</sub>		3t <sub>cyc</sub>	—	_	ns	_
Retransmission start condition input setup time	t <sub>stas</sub>		3t <sub>cyc</sub>	—	—	ns	
Setup time for stop condition input	t <sub>stos</sub>		3t <sub>cyc</sub>	_	_	ns	_
Data-input setup time	t <sub>sdas</sub>		1t <sub>cyc</sub> +20	_	_	ns	_
Data-input hold time	$t_{_{\mathrm{SDAH}}}$		0	_	_	ns	_
Capacitive load of SCL and SDA	C <sub>b</sub>		0	_	400	pF	_
SCL and SDA output fall time	t <sub>sf</sub>	V <sub>cc</sub> = 4.0 to 5.5 V	_	_	250	ns	_
				_	300		

### Table 21.5 Serial Communication Interface (SCI) Timing

 $V_{cc} = 3.0$  to 5.5 V,  $V_{ss} = 0.0$  V,  $T_a = -20$  to +75°C, unless otherwise indicated.

			Applicable		Values			Reference	
Item		Symbol	Pins	Test Condition	Min	Тур	Max	Unit	Figure
Input clock	Asynchro- nous	t <sub>Scyc</sub>	SCK3		4	_	_	t <sub>cyc</sub>	Figure 21.5
cycle	Clocked synchro- nous	_			6		_	_	
Input clo width	ock pulse	t <sub>scкw</sub>	SCK3		0.4	_	0.6	t <sub>Scyc</sub>	_
	it data delay	t <sub>TXD</sub>	TXD	$V_{\rm cc}$ = 4.0 V to 5.5 V	_	_	1	t <sub>cyc</sub>	Figure 21.6
time (clo synchro					_	—	1	-	
Receive	data setup	t <sub>RXS</sub>	RXD	$V_{\rm cc}$ = 4.0 V to 5.5 V	50.0			ns	_
time (clo synchro					100.0	_	-	-	
Receive	data hold	t <sub>RXH</sub>	RXD	$V_{\rm cc}$ = 4.0 V to 5.5 V	50.0	_	—	ns	_
time (clo synchro					100.0	—	—	_	



### 21.2.4 A/D Converter Characteristics

### Table 21.6 A/D Converter Characteristics

 $V_{cc} = 3.0$  to 5.5 V,  $V_{ss} = 0.0$  V,  $T_a = -20$  to +75°C, unless otherwise indicated.

		Applicable	Test		Value	S		Reference
Item	Symbol	Pins	Condition	Min	Тур	Max	Unit	Figure
Analog power supply voltage	$AV_{cc}$	$AV_{cc}$		3.3	$V_{cc}$	5.5	V	*1
Analog input voltage	$AV_{\text{IN}}$	AN0 to AN7		$V_{\rm ss} - 0.3$	_	$AV_{cc} + 0.3$	V	
Analog power supply current	Al <sub>ope</sub>	AV <sub>cc</sub>	$AV_{cc} = 5.0 V$ $f_{osc} =$ 20 MHz	-	—	2.0	mA	
	AI <sub>stop1</sub>	AV <sub>cc</sub>		_	50	_	μA	* <sup>2</sup> Reference value
	$AI_{_{STOP2}}$	AV <sub>cc</sub>			—	5.0	μA	*3
Analog input capacitance	C <sub>AIN</sub>	AN0 to AN7		_	_	30.0	pF	
Allowable signal source impedance	R <sub>AIN</sub>	AN0 to AN7		_	—	5.0	kΩ	
Resolution (data length)				10	10	10	bit	
Conversion time (single mode)			AV <sub>cc</sub> = 3.3 to 5.5 V	134	_	_	$\mathbf{t}_{_{\mathrm{cyc}}}$	
Nonlinearity error			_		—	±7.5	LSB	_
Offset error			_		—	±7.5	LSB	_
Full-scale error				_	_	±7.5	LSB	_
Quantization error				_	_	±0.5	LSB	_
Absolute accuracy				_	_	±8.0	LSB	_
Conversion time (single mode)			AV <sub>cc</sub> = 4.0 to 5.5 V	70	_	_	$\mathbf{t}_{_{\mathrm{cyc}}}$	
Nonlinearity error			_		—	±7.5	LSB	_
Offset error			_	_	_	±7.5	LSB	
Full-scale error			_		—	±7.5	LSB	_
Quantization error			_	_	_	±0.5	LSB	
Absolute accuracy				_	_	±8.0	LSB	

		Applicable	Test		Values			Reference
Item	Symbol	Pins	Condition	Min	Тур	Max	Unit	Figure
Conversion time (single mode)			AV <sub>cc</sub> = 4.0 to 5.5 V	134	_	_	$t_{\rm cyc}$	
Nonlinearity error			_	_	_	±3.5	LSB	_
Offset error			_	_	—	±3.5	LSB	_
Full-scale error			_	_		±3.5	LSB	_
Quantization error			_	—	—	±0.5	LSB	_
Absolute accuracy			_	_	_	±4.0	LSB	-

Notes: 1. Set  $AV_{cc} = V_{cc}$  when the A/D converter is not used.

- 2. Al<sub>STOP1</sub> is the current in active and sleep modes while the A/D converter is idle.
- 3. Al<sub>STOP2</sub> is the current at reset and in standby, subactive, and subsleep modes while the A/D converter is idle.

### 21.2.5 Watchdog Timer Characteristics

#### Table 21.7 Watchdog Timer Characteristics

 $V_{cc} = 3.0$  to 5.5 V,  $V_{ss} = 0.0$  V,  $T_a = -20$  to +75°C, unless otherwise indicated.

		Applicable	Test Condition		Value		Reference	
ltem	Symbol	Pins		Min	Тур	Max	Unit	Figure
On-chip oscillator overflow time	t <sub>ovf</sub>			0.2	0.4		S	*

Note: \* Shows the time to count from 0 to 255, at which point an internal reset is generated, when the internal oscillator is selected.



### 21.2.6 Flash Memory Characteristics

### Table 21.8 Flash Memory Characteristics

 $V_{cc}$  = 3.0 to 5.5 V,  $V_{ss}$  = 0.0 V,  $T_a$  = -20 to +75°C, unless otherwise indicated.

			Test		Values			
Item		Symbol	Condition	Min	Тур	Max	Unit	
Programming t	time (per 128 bytes)* <sup>1</sup> * <sup>2</sup> * <sup>4</sup>	t <sub>P</sub>		_	7	200	ms	
Erase time (pe	r block) * <sup>1</sup> * <sup>3</sup> * <sup>6</sup>	t <sub>e</sub>		_	100	1200	ms	
Reprogrammir	ng count	$N_{\text{wec}}$		1000	10000		Times	
Programming	Wait time after SWE bit setting*1	x		1	—	_	μs	
	Wait time after PSU bit setting*1	У		50	—	—	μs	
	Wait time after P bit setting	z1	$1 \le n \le 6$	28	30	32	μs	
	* <sup>1</sup> * <sup>4</sup>	z2	$7 \le n \le 1000$	198	200	202	μs	
		z3	Additional- programming	8	10	12	μs	
	Wait time after P bit clear*1	α		5	—	—	μs	
	Wait time after PSU bit clear*	<sup>1</sup> β		5	—	_	μs	
	Wait time after PV bit setting*1	γ		4	—	—	μs	
	Wait time after dummy write*	ε		2	—	_	μs	
	Wait time after PV bit clear*1	η		2	_	_	μs	
	Wait time after SWE bit clear*1	θ		100	—	—	μs	
	Maximum programming count *1*4*5	Ν		—	—	1000	Times	



			Test				
Item		Symbol	Condition	Min	Тур	Max	Unit
Erasing	Wait time after SWE bit setting*1	х		1	—	_	μs
	Wait time after ESU bit setting*1	у		100	—	_	μs
	Wait time after E bit setting* <sup>1</sup> * <sup>6</sup>	z		10	—	100	ms
	Wait time after E bit clear*1	α		10	—	_	μs
	Wait time after ESU bit clear*	<sup>1</sup> β		10	_	_	μs
	Wait time after EV bit setting*1	γ		20	_	_	μs
	Wait time after dummy write*	1ε		2	_	_	μs
	Wait time after EV bit clear*1	η		4	_	_	μs
	Wait time after SWE bit clear*1	θ		100	—	_	μs
	Maximum erase count *1*6*7	Ν		_	_	120	Times

Notes: 1. Make the time settings in accordance with the program/erase algorithms.

2. The programming time for 128 bytes. (Indicates the total time for which the P bit in flash memory control register 1 (FLMCR1) is set. The program-verify time is not included.)

- 3. The time required to erase one block. (Indicates the time for which the E bit in flash memory control register 1 (FLMCR1) is set. The erase-verify time is not included.)
- 4. Programming time maximum value (t\_{\_P} (max.)) = wait time after P bit setting (z)  $\times$  maximum programming count (N)
- 5. Set the maximum programming count (N) according to the actual set values of z1, z2, and z3, so that it does not exceed the programming time maximum value (t<sub>p</sub> (max.)). The wait time after P bit setting (z1, z2) should be changed as follows according to the value of the programming count (n).

Programming count (n)

 $\begin{array}{ll} 1 \leq n \leq 6 & z1 = 30 \; \mu s \\ 7 \leq n \leq 1000 & z2 = 200 \; \mu s \end{array}$ 

- 6. Erase time maximum value (t<sub>e</sub> (max.)) = wait time after E bit setting (z) × maximum erase count (N)
- 7. Set the maximum erase count (N) according to the actual set value of (z), so that it does not exceed the erase time maximum value ( $t_{_{\rm F}}$  (max.)).

RENESAS

Rev. 4.00, 03/04, page 313 of 400

### 21.2.7 EEPROM Characteristics

### Table 21.9 EEPROM Characteristics

 $V_{cc}$  = 3.0 V to 5.5 V,  $V_{ss}$  = 0.0 V,  $T_a$  = -20°C to +75°C, unless otherwise specified.

		Test	Values		S		Reference
Item	Symbol	Condition	Min	Тур	Max	Unit	Figure
SCL input cycle time	t <sub>scl</sub>		2500			ns	Figure 21.7
SCL input high pulse width	t <sub>sclh</sub>		600		—	μs	_
SCL input low pulse width	t <sub>scll</sub>		1200		—	ns	-
SCL, SDA input spike pulse removal time	t <sub>sp</sub>			_	50	ns	-
SDA input bus-free time	t <sub>BUF</sub>		1200			ns	_
Start condition input hold time	t <sub>stah</sub>		600		—	ns	_
Retransmit start condition input setup time	t <sub>stas</sub>		600	—	_	ns	-
Stop condition input setup time	t <sub>stos</sub>		600			ns	_
Data input setup time	t <sub>sdas</sub>		160	_	_	ns	-
Data input hold time	t <sub>sdah</sub>		0		—	ns	_
SCL, SDA input fall time	t <sub>sf</sub>		_	_	300	ns	-
SDA input rise time	t <sub>sr</sub>		_	_	300	ns	-
Data output hold time	t <sub>DH</sub>		50	_	_	ns	-
SCL, SDA capacitive load	C,		0	_	400	pF	-
Access time	t <sub>AA</sub>		100	_	900	ns	-
Cycle time at writing*	t <sub>wc</sub>				10	ms	_
Reset release time	t <sub>res</sub>		_		13	ms	

Note: \* Cycle time at writing is a time from the stop condition to write completion (internal control).

### 21.2.8 Power-Supply-Voltage Detection Circuit Characteristics (Optional)

### Table 21.10 Power-Supply-Voltage Detection Circuit Characteristics

 $V_{ss} = 0.0 \text{ V}, T_a = -20 \text{ to } +75^{\circ}\text{C}$ , unless otherwise indicated.

				Value	es	
Item	Symbol	Test Condition	Min	Тур	Max	Unit
Power-supply falling detection voltage	Vint (D)	LVDSEL = 0	3.3	3.7	—	V
Power-supply rising detection voltage	Vint (U)	LVDSEL = 0	—	4.0	4.5	V
Reset detection voltage 1*1	Vreset1	LVDSEL = 0	_	2.3	2.7	V
Reset detection voltage 2*2	Vreset2	LVDSEL = 1	3.0	3.6	4.2	V
Lower-limit voltage of LVDR operation* <sup>3</sup>	$V_{\text{LVDRmin}}$		1.0	—	—	V
LVD stabilization time	t <sub>LVDON</sub>		50	—	_	μs
Current consumption in standby mode	I <sub>stey</sub>	LVDE = 1, Vcc = 5.0 V, When a 32-kHz crystal resonator is not used		_	350	μΑ

Notes: 1. This voltage should be used when the falling and rising voltage detection function is used.

- 2. Select the low-voltage reset 2 when only the low-voltage detection reset is used.
- 3. When the power-supply voltage (Vcc) falls below V<sub>LVDRmin</sub> = 1.0 V and then rises, a reset may not occur. Therefore sufficient evaluation is required.

### 21.2.9 Power-On Reset Circuit Characteristics (Optional)

### Table 21.11 Power-On Reset Circuit Characteristics


 $V_{ss} = 0.0 \text{ V}, T_a = -20 \text{ to } +75^{\circ}\text{C}, \text{ unless otherwise indicated.}$ 

			Value	Values			
Item	Symbol	Test Condition Min	Тур	Max	Unit		
Pull-up resistance of RES pin	R <sub>RES</sub>	100	150	_	kΩ		
Power-on reset start voltage*	V <sub>por</sub>	—	_	100	mV		


Note: \* The power-supply voltage (Vcc) must fall below Vpor = 100 mV and then rise after charge of the RES pin is removed completely. In order to remove charge of the RES pin, it is recommended that the diode be placed in the Vcc side. If the power-supply voltage (Vcc) rises from the point over 100 mV, a power-on reset may not occur.


# 21.3 Electrical Characteristics (Mask-ROM Version, EEPROM Stacked Mask-ROM Version)

### 21.3.1 Power Supply Voltage and Operating Ranges




### Power Supply Voltage and Oscillation Frequency Range






### Analog Power Supply Voltage and A/D Converter Accuracy Guarantee Range



Range of Power Supply Voltage and Oscillation Frequency when Low-Voltage Detection Circuit is Used





### Table 21.12 DC Characteristics (1)

 $V_{cc} = 2.7$  to 5.5 V,  $V_{ss} = 0.0$  V,  $T_a = -20$  to +75°C, unless otherwise indicated.

					Value	s		
ltem	Symbol	Applicable Pins	Test Condition	Min	Тур	Max	Unit	Notes
Input high voltage	V <sub>IH</sub>	RES, NMI, WKP0 to WKP5, IRQ0 to IRQ3, ADTRG,TMRIV,	$V_{cc}$ = 4.0 to 5.5 V	$V_{cc} \times 0.8$	_	V <sub>cc</sub> + 0.3	V	
		TMCIV, FTCI, FTIOA to FTIOD, SCK3, TRGV		$V_{cc} \times 0.9$	_	V <sub>cc</sub> + 0.3	-	
		RXD, SCL, SDA, P10 to P12, P14 to P17, P20 to P22,	$V_{cc}$ = 4.0 to 5.5 V	$V_{cc} \times 0.7$	_	V <sub>cc</sub> + 0.3	V	_
		P50 to P57, P74 to P76, P80 to P87		$V_{cc} \times 0.8$	—	V <sub>cc</sub> + 0.3	-	
		PB0 to PB7	$AV_{cc}$ = 4.0 to 5.5 V	$AV_{cc} \times 0.7$	_	$AV_{cc} + 0.3$	V	_
			$AV_{cc}$ = 3.0 to 5.5 V	$AV_{cc} \times 0.8$	_	$AV_{cc} + 0.3$	_	
		OSC1	$V_{cc}$ = 4.0 to 5.5 V	$V_{cc} - 0.5$	_	V <sub>cc</sub> + 0.3	V	_
				$V_{\rm cc} - 0.3$	_	V <sub>cc</sub> + 0.3	_	
Input low voltage	V <sub>IL</sub>	RES, NMI, WKP0 to WKP5, IRQ0 to IRQ3, ADTRG,TMRIV,	$V_{cc}$ = 4.0 to 5.5 V	-0.3	_	$V_{cc} \times 0.2$	V	_
		TMCIV, FTCI, FTIOA to FTIOD, SCK3, TRGV		-0.3	—	V <sub>cc</sub> ×0.1	_	_
		RXD, SCL, SDA, P10 to P12, P14 to P17, P20 to P22,	$V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$	-0.3	—	$V_{cc} \times 0.3$	V	
		P50 to P57, P74 to P76, P80 to P87,		-0.3	_	$V_{cc} \times 0.2$		
		PB0 to PB7	${\rm AV}_{\rm cc}$ = 4.0 to 5.5 V	-0.3	_	$AV_{cc}  imes 0.3$	_	
			${\rm AV}_{\rm cc}$ = 3.0 to 5.5 V	-0.3	_	$AV_{cc}  imes 0.2$		_
		OSC1	$V_{cc}$ = 4.0 to 5.5 V	-0.3	_	0.5	V	
				-0.3	_	0.3	_	

					Value	es			
ltem	Symbol	Applicable Pins	Test Condition	Min	Тур	Max	Unit Notes		
Output	V <sub>OH</sub>	P10 to P12,	$V_{cc}$ = 4.0 to 5.5 V	$V_{cc} - 1.0$	—	_	V		
high voltage		P14 to P17, P20 to P22,	–I <sub>OH</sub> = 1.5 mA						
-		P50 to P55, P74 to P76, P80 to P87	−I <sub>OH</sub> = 0.1 mA	V <sub>cc</sub> - 0.5	_	_			
		P56, P57	$V_{\rm cc}$ = 4.0 to 5.5 V	$V_{cc} - 2.5$	—	_	V		
			—I <sub>он</sub> = 0.1 mA						
			$V_{cc}$ =2.7 to 4.0 V	$V_{\rm cc}-2.0$	—	_			
			-І <sub>он</sub> = 0.1 mA						
Output	V <sub>ol</sub>	P10 to P12,	$V_{\rm cc}$ = 4.0 to 5.5 V	_	—	0.6	V		
ow /oltage		P14 to P17, P20 to P22,	I <sub>oL</sub> = 1.6 mA						
		P50 to P57, P74 to P76	I <sub>oL</sub> = 0.4 mA		_	0.4			
		P80 to P87	$V_{\rm cc}$ = 4.0 to 5.5 V	_	—	1.5	V		
			I <sub>oL</sub> = 20.0 mA						
			$V_{\rm cc}$ = 4.0 to 5.5 V	_		1.0			
			I <sub>oL</sub> = 10.0 mA						
			$V_{\rm cc}$ = 4.0 to 5.5 V	_	_	0.4			
			I <sub>oL</sub> = 1.6 mA						
			I <sub>oL</sub> = 0.4 mA	—	—	0.4			
		SCL, SDA	$V_{\rm cc}$ = 4.0 to 5.5 V	_	—	0.6	V		
			I <sub>oL</sub> = 6.0 mA						
			I <sub>oL</sub> = 3.0 mA	—		0.4			
Input/ output leakage current	I <sub>n</sub>	OSC1, NMI, WKP0 to WKP5, IRQ0 to IRQ3, ADTRG, TRGV, TMRIV, TMCIV, FTCI, FTIOA to FTIOD, RXD, SCK3, SCL, SDA	$V_{_{\rm IN}} = 0.5 \text{ V to}$ ( $V_{_{\rm CC}} - 0.5 \text{ V}$ )	_	_	1.0	μΑ		
		P10 to P12, P14 to P17, P20 to P22, P50 to P57, P74 to P76, P80 to P87	$V_{IN} = 0.5 V \text{ to}$ $(V_{CC} - 0.5 V)$	_	_	1.0	μΑ		
		PB0 to PB7	$V_{IN} = 0.5 V \text{ to}$ (AV <sub>cc</sub> - 0.5 V)		_	1.0	μΑ		

					Values	5		
Item	Symbol	Applicable Pins	Test Condition	Min	Тур	Max	Unit	Notes
Pull-up MOS	$-I_{p}$	P10 to P12, P14 to P17,	$V_{cc} = 5.0 \text{ V},$ $V_{iN} = 0.0 \text{ V}$	50.0	_	300.0	μA	
current		P50 to P55	$V_{\rm CC} = 3.0 \text{ V},$ $V_{\rm IN} = 0.0 \text{ V}$	-	60.0	_		Reference value
Input capaci- tance	C <sub>in</sub>	All input pins except power supply pins	f = 1 MHz, $V_{IN} = 0.0 V,$ $T_a = 25^{\circ}C$	—	_	15.0	pF	
		SDA, SCL	_	_	_	25.0	pF	HD6483694 G
Active mode current	I <sub>OPE1</sub>	V <sub>cc</sub>	Active mode 1 $V_{cc} = 5.0 V$ , $f_{osc} = 20 MHz$	_	20.0	30.0	mA	*
consump- tion			Active mode 1 $V_{cc} = 3.0 V$ , $f_{osc} = 10 MHz$	—	8.0	_		* Reference value
	I <sub>OPE2</sub>	V <sub>cc</sub>	Active mode 2 $V_{cc} = 5.0 V$ , $f_{osc} = 20 MHz$	_	2.0	3.0	mA	*
			Active mode 2 $V_{cc} = 3.0 V$ , $f_{osc} = 10 MHz$	_	1.2	_	_	* Reference value
Sleep mode current	I <sub>SLEEP1</sub>	V <sub>cc</sub>	Sleep mode 1 $V_{cc} = 5.0 V$ , $f_{osc} = 20 MHz$	_	10.0	17.5	mA	*
consump- tion			Sleep mode 1 $V_{cc} = 3.0 V$ , $f_{osc} = 10 MHz$	_	5.5	_	_	* Reference value
	I <sub>SLEEP2</sub>	V <sub>cc</sub>	Sleep mode 2 $V_{cc} = 5.0 V$ , $f_{osc} = 20 MHz$	_	1.6	2.4	mA	*
			Sleep mode 2 $V_{cc} = 3.0 V$ , $f_{osc} = 10 MHz$	_	0.8	_		* Reference value
Subactive mode current consump-	I <sub>SUB</sub>	V <sub>cc</sub>	$\begin{split} V_{cc} &= 3.0 \text{ V} \\ 32\text{-kHz crystal} \\ resonator \\ (\phi_{SUB} &= \phi_{W}/2) \end{split}$	_	40.0	70.0	μA	*
tion			$\begin{split} V_{\rm cc} &= 3.0 \text{ V} \\ 32\text{-kHz crystal} \\ \text{resonator} \\ (\phi_{\rm SUB} &= \phi_{\rm W}/8) \end{split}$	_	30.0	_		* Reference value

					Values	;		
Item	Symbol	Applicable Pins	Test Condition	Min	Тур	Max	Unit	Notes
Subsleep mode current consump- tion	I <sub>SUBSP</sub>	V <sub>cc</sub>	$\begin{split} V_{\rm CC} &= 3.0 \ V \\ 32\text{-kHz crystal} \\ resonator \\ (\phi_{\rm SUB} &= \phi_{\rm W}/2) \end{split}$	_	30.0	50.0	μΑ	*
Standby mode current consump- tion	I <sub>STBY</sub>	V <sub>cc</sub>	32-kHz crystal resonator not used	—	_	5.0	μA	*
RAM data retaining voltage	$V_{RAM}$	V <sub>cc</sub>		2.0	_	_	V	

Note: \* Pin states during current consumption measurement are given below (excluding current in the pull-up MOS transistors and output buffers).

Mode	<b>RES</b> Pin	Internal State	Other Pins	<b>Oscillator Pins</b>
Active mode 1	V <sub>cc</sub>	Operates V <sub>cc</sub>		Main clock: ceramic or crystal resonator
Active mode 2		Operates (¢/64)		Subclock: Pin X1 = V <sub>ss</sub>
Sleep mode 1	V <sub>cc</sub>	Only timers operate	V <sub>cc</sub>	
Sleep mode 2		Only timers operate (\$\phi/64)		
Subactive mode	V <sub>cc</sub>	Operates	V <sub>cc</sub>	Main clock: ceramic or crystal resonator
Subsleep mode	$V_{cc}$	Only timers operate	V <sub>cc</sub>	Subclock: crystal resonator
Standby mode	V <sub>cc</sub>	CPU and timers both stop	V <sub>cc</sub>	Main clock: ceramic or crystal resonator
				Subclock: Pin X1 = V <sub>ss</sub>

### Table 21.12 DC Characteristics (2)

 $V_{cc} = 2.7 \text{ V}$  to 5.5 V,  $V_{ss} = 0.0 \text{ V}$ ,  $T_a = -20^{\circ}\text{C}$  to +75°C, unless otherwise indicated.

					Va	ues		
Item	Symbol	Applicable Pins	Test Condition	Min	Тур	Max	Unit	Notes
EEPROM current	I <sub>EEW</sub>	V <sub>cc</sub>	$V_{cc}$ = 5.0 V, $t_{scL}$ = 2.5 $\mu s$ (when writing)	—	—	2.0	mA	*
consump- tion	I <sub>EER</sub>	V <sub>cc</sub>	$V_{cc}$ = 5.0 V, $t_{scL}$ = 2.5 $\mu s$ (when reading)	_	_	0.3	mA	_
	I <sub>EESTBY</sub>	V <sub>cc</sub>	$V_{cc}$ = 5.0 V, $t_{scl}$ = 2.5 $\mu$ s (at standby)	_	_	3.0	μA	_

Note: \* The current consumption of the EEPROM chip is shown.

For the current consumption of H8/3694N, add the above current values to the current consumption of H8/3694.

### Table 21.12 DC Characteristics (3)

 $V_{cc} = 2.7$  to 5.5 V,  $V_{ss} = 0.0$  V,  $T_a = -20$  to +75°C, unless otherwise indicated.

		Applicable			Value	s	
Item	Symbol	Pins	Test Condition	Min	Тур	Max	Unit
Allowable output low current (per pin)	I <sub>ol</sub>	Output pins except port 8, SCL, and SDA	$V_{cc}$ = 4.0 to 5.5 V	_	—	2.0	mA
		Port 8	-	_	—	20.0	_
		Port 8				10.0	_
		SCL, and SDA	-	_		6.0	_
		Output pins except port 8, SCL, and SDA	-	_	_	0.5	
Allowable output low current (total)	$\Sigma \mathbf{I}_{\mathrm{OL}}$	Output pins except port 8, SCL, and SDA	$V_{cc}$ = 4.0 to 5.5 V	_	_	40.0	mA
		Port 8, SCL, and SDA	-	_	_	80.0	
		Output pins except port 8, SCL, and SDA		_	_	20.0	
		Port 8, SCL, and SDA	-	_	_	40.0	
Allowable output high	-I <sub>он</sub>	All output pins	$V_{\rm cc}$ = 4.0 to 5.5 V			2.0	mA
current (per pin)						0.2	_
Allowable output high	$ -\Sigma I_{OH} $	All output pins	$V_{\rm cc}$ = 4.0 to 5.5 V			30.0	mA
current (total)					_	8.0	_

## 21.3.3 AC Characteristics

### **Table 21.13 AC Characteristics**

 $V_{cc} = 2.7$  to 5.5 V,  $V_{ss} = 0.0$  V,  $T_a = -20$  to +75°C, unless otherwise indicated.

		Applicable			Value	S		Reference
Item	Symbol	Pins	Test Condition	Min	Тур	Max	Unit	Figure
System clock oscillation	f <sub>osc</sub>	OSC1, OSC2	$V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$	2.0	—	20.0	MHz	* <sup>1</sup>
frequency				2.0		10.0		
System clock (ø)	t <sub>cyc</sub>			1	—	64	t <sub>osc</sub>	*2
cycle time				_	—	12.8	μs	_
Subclock oscillation frequency	f <sub>w</sub>	X1, X2		_	32.768	_	kHz	
Watch clock $(\phi_w)$ cycle time	t <sub>w</sub>	X1, X2		—	30.5	_	μs	
Subclock ( $\phi_{SUB}$ ) cycle time	t <sub>subcyc</sub>			2	—	8	t <sub>w</sub>	*2
Instruction cycle time				2	—	—	t <sub>cyc</sub> t <sub>subcyc</sub>	
Oscillation stabilization time (crystal resonator)	t <sub>rc</sub>	OSC1, OSC2		_	_	10.0	ms	
Oscillation stabilization time (ceramic resonator)	t <sub>rc</sub>	OSC1, OSC2		_	_	5.0	ms	
Oscillation stabilization time	t <sub>rcx</sub>	X1, X2		—	—	2.0	S	
External clock	t <sub>CPH</sub>	OSC1	$V_{cc}$ = 4.0 to 5.5 V	20.0	_	_	ns	Figure 21.1
high width				40.0	—	—	_	
External clock	t <sub>CPL</sub>	OSC1	$V_{cc}$ = 4.0 to 5.5 V	20.0	—	_	ns	_
low width				40.0	—	_		
External clock	t <sub>CPr</sub>	OSC1	$V_{cc}$ = 4.0 to 5.5 V	—	—	10.0	ns	_
rise time				—	—	15.0		_
External clock	t <sub>CPf</sub>	OSC1	$V_{\rm cc}$ = 4.0 to 5.5 V	—	—	10.0	ns	
fall time				—	—	15.0		
RES pin low width	t <sub>rel</sub>	RES	At power-on and in modes other than those below	t <sub>rc</sub>	_	_	ms	Figure 21.2
			In active mode and sleep mode operation	1 200			ns	_

# RENESAS

Rev. 4.00, 03/04, page 323 of 400

		Applicable			Value	s		Reference
Item	Symbol	Pins	Test Condition	Min	Тур	Max	Unit	Figure
Input pin high width	t <sub>iH</sub>	NMI,       IRQ0 to       IRQ3,       WKP0 to       WKP5,       TMCIV,       TMRIV,       TRGV,       ADTRG,       FTCI,       FTIOA to       FTIOD		2	_	_	t <sub>cyc</sub> t <sub>subcyc</sub>	Figure 21.3
Input pin low width	t,	NMI,       IRQ0 to       IRQ3,       WKP0 to       WKP5,       TMCIV,       TMRIV,       TRGV,       ADTRG,       FTCI,       FTIOA to       FTIOD		2	_	_	t <sub>cyc</sub> t <sub>subcyc</sub>	_

Notes: 1. When an external clock is input, the minimum system clock oscillation frequency is 1.0 MHz.

2. Determined by MA2, MA1, MA0, SA1, and SA0 of system control register 2 (SYSCR2).

Rev. 4.00, 03/04, page 324 of 400



## Table 21.14 I<sup>2</sup>C Bus Interface Timing

 $V_{cc}$  = 2.7 V to 5.5 V,  $V_{ss}$  = 0.0 V,  $T_a$  = -20 to +75°C, unless otherwise specified.

		Test		Values			Reference
ltem	Symbol	Condition	Min	Тур	Max	Unit	Figure
SCL input cycle time	t <sub>scl</sub>		$12t_{cyc} + 600$	—	—	ns	Figure 21.4
SCL input high width	t <sub>sclh</sub>		$3t_{cyc} + 300$	_	_	ns	_
SCL input low width	t <sub>scll</sub>		$5t_{cyc} + 300$	_	_	ns	_
SCL and SDA input fall time	t <sub>sf</sub>		_	_	300	ns	-
SCL and SDA input spike pulse removal time	t <sub>sP</sub>		_	_	1t <sub>cyc</sub>	ns	-
SDA input bus-free time	t <sub>BUF</sub>		5t <sub>cyc</sub>	—	_	ns	_
Start condition input hold time	t <sub>stah</sub>		3t <sub>cyc</sub>	—	_	ns	_
Retransmission start condition input setup time	t <sub>stas</sub>		3t <sub>cyc</sub>	_	_	ns	-
Setup time for stop condition input	t <sub>stos</sub>		3t <sub>cyc</sub>	_	_	ns	_
Data-input setup time	t <sub>sdas</sub>		1t <sub>cyc</sub> +20		_	ns	_
Data-input hold time	t <sub>sdah</sub>		0	_	_	ns	_
Capacitive load of SCL and SDA	<b>C</b> <sub>b</sub>		0	_	400	pF	_
SCL and SDA output fall time	t <sub>sf</sub>	V <sub>cc</sub> = 4.0 to 5.5 V		_	250	ns	-
			—	_	300	_	

### Table 21.15 Serial Communication Interface (SCI) Timing

 $V_{cc} = 2.7 \text{ V}$  to 5.5 V,  $V_{ss} = 0.0 \text{ V}$ ,  $T_a = -20$  to +75°C, unless otherwise specified.

			Applicable		١	Values			Reference
Item		Symbol	Pins	Test Condition	Min	Тур	Мах	Unit	Figure
Input clock	Asynchro- nous	t <sub>Scyc</sub>	SCK3		4	_	_	t <sub>cyc</sub>	Figure 21.5
cycle	Clocked synchronous	_			6	_	_	-	
Input cl width	ock pulse	t <sub>sскw</sub>	SCK3		0.4	_	0.6	t <sub>Scyc</sub>	_
	it data delay	t <sub>TXD</sub>	TXD	$V_{\rm cc}$ = 4.0 to 5.5 V	_	_	1	t <sub>cyc</sub>	Figure 21.6
time (cl synchro					_	—	1	-	
	e data setup	t <sub>RXS</sub>	RXD	$V_{\rm CC}$ = 4.0 to 5.5 V	50.0	—		ns	-
time (cl synchro					100.0	_	_	-	
	e data hold	t <sub>RXH</sub>	RXD	$V_{\rm CC}$ = 4.0 to 5.5 V	50.0	—		ns	-
time (cl synchro					100.0	—	—	-	



### 21.3.4 A/D Converter Characteristics

### Table 21.16 A/D Converter Characteristics

 $V_{cc} = 2.7$  to 5.5 V,  $V_{ss} = 0.0$  V,  $T_a = -20$  to +75°C, unless otherwise indicated.

		Applicable	Test	est Values				Reference
Item	Symbol	Pins	Condition	Min	Тур	Max	Unit	Figure
Analog power supply voltage	$AV_{cc}$	$AV_{cc}$		3.0	$V_{\rm cc}$	5.5	V	*1
Analog input voltage	$AV_{\text{in}}$	AN0 to AN7		V <sub>ss</sub> – 0.3	_	$AV_{cc} + 0.3$	V	
Analog power supply	$AI_{OPE}$	$AV_{cc}$	$AV_{cc} = 5.0 V$			2.0	mA	
current			f <sub>osc</sub> = 20 MHz					
	AI <sub>STOP1</sub>	$AV_{cc}$		_	50	_	μA	* <sup>2</sup> Reference value
	$AI_{_{STOP2}}$	$AV_{cc}$			—	5.0	μA	*3
Analog input capacitance	C <sub>AIN</sub>	AN0 to AN7		—	_	30.0	pF	
Allowable signal source impedance	$R_{AIN}$	AN0 to AN7		_	_	5.0	kΩ	
Resolution (data length)				10	10	10	bit	
Conversion time (single mode)			AV <sub>cc</sub> = 3.0 to 5.5 V	134	_	_	$\mathbf{t}_{_{\mathrm{cyc}}}$	
Nonlinearity error			_	_		±7.5	LSB	—
Offset error			-	_		±7.5	LSB	—
Full-scale error			_	_	_	±7.5	LSB	_
Quantization error			_	_	_	±0.5	LSB	_
Absolute accuracy			_	_	_	±8.0	LSB	_
Conversion time (single mode)			AV <sub>cc</sub> = 4.0 to 5.5 V	70	—	_	t <sub>cyc</sub>	
Nonlinearity error			_	_	—	±7.5	LSB	_
Offset error				—	—	±7.5	LSB	
Full-scale error						±7.5	LSB	_
Quantization error				_	—	±0.5	LSB	_
Absolute accuracy				_	_	±8.0	LSB	

		Applicable	Test		Value	s		Reference
Item	Symbol	Pins	Condition	Min	Тур	Мах	Unit	Figure
Conversion time (single mode)			$AV_{cc} = 4.0$ to 5.5 V	134	_	—	t <sub>cyc</sub>	
Nonlinearity error			-	—	—	±3.5	LSB	
Offset error			-	—	—	±3.5	LSB	_
Full-scale error			-	—	—	±3.5	LSB	_
Quantization error			-	—	—	±0.5	LSB	
Absolute accuracy			-	_	_	±4.0	LSB	

Notes: 1. Set  $AV_{cc} = V_{cc}$  when the A/D converter is not used.

- 2. Al<sub>STOP1</sub> is the current in active and sleep modes while the A/D converter is idle.
- 3. Al<sub>stop2</sub> is the current at reset and in standby, subactive, and subsleep modes while the A/D converter is idle.

### 21.3.5 Watchdog Timer Characteristics

### **Table 21.17 Watchdog Timer Characteristics**

 $V_{cc} = 2.7$  to 5.5 V,  $V_{ss} = 0.0$  V,  $T_a = -20$  to +75°C, unless otherwise indicated.

		Applicable	Test	Values				Reference
ltem	Symbol	Pins	Condition	Min	Тур	Max	Unit	Figure
On-chip oscillator overflow time	t <sub>ovf</sub>			0.2	0.4	_	S	*

Note: \* Shows the time to count from 0 to 255, at which point an internal reset is generated, when the internal oscillator is selected.



### 21.3.6 EEPROM Characteristics

### **Table 21.18 EEPROM Characteristics**

 $V_{cc} = 2.7 \text{ V}$  to 5.5 V,  $V_{ss} = 0.0 \text{ V}$ ,  $T_a = -20^{\circ}\text{C}$  to +75°C, unless otherwise indicated.

	Test		Values	5		Reference
Symbol	Condition	Min	Тур	Max	Unit	Figure
t <sub>scl</sub>		2500			ns	Figure 21.7
t <sub>sclh</sub>		600	_	_	μs	-
t <sub>scll</sub>		1200	_		ns	_
t <sub>sp</sub>		_	—	50	ns	_
t <sub>BUF</sub>		1200	_	_	ns	-
t <sub>stah</sub>		600	_	_	ns	-
t <sub>stas</sub>		600	—	—	ns	_
t <sub>stos</sub>		600	_	_	ns	-
t <sub>sdas</sub>		160	_		ns	_
t <sub>sdah</sub>		0	_	_	ns	
t <sub>sr</sub>				300	ns	
t <sub>sr</sub>			_	300	ns	_
t <sub>DH</sub>		50	_	_	ns	-
C,		0	_	400	pF	-
t <sub>AA</sub>		100	_	900	ns	-
t <sub>wc</sub>				10	ms	
t <sub>res</sub>				13	ms	
	t <sub>SCL</sub> t <sub>SCLH</sub> t <sub>SCLH</sub> t <sub>SCLH</sub> t <sub>SCLH</sub> t <sub>SCLH</sub> t <sub>SCL</sub> t <sub>SC</sub> t <sub>S</sub>	Symbol         Condition           t <sub>SCL</sub>	Symbol         Condition         Min           t <sub>scL</sub> 2500           t <sub>scLH</sub> 600           t <sub>scLL</sub> 1200           t <sub>scLL</sub> 1200           t <sub>sp</sub> t <sub>BUF</sub> 1200           t <sub>sTAH</sub> 600           t <sub>stAH</sub> 600           t <sub>stAS</sub> 600           t <sub>stAA</sub> 0           t <sub>sr</sub> t <sub>sr</sub> t <sub>oph</sub> 50           C <sub>b</sub> 0           t <sub>AA</sub> 100	Symbol         Condition         Min         Typ $t_{scL}$ 2500 $t_{scLH}$ 600 $t_{scLL}$ 1200 $t_{scLL}$ 1200 $t_{sp}$ $t_{sp}$ 1200 $t_{sp}$ 600 $t_{stAH}$ 600 $t_{stAH}$ 600 $t_{stAS}$ 600 $t_{stAS}$ 160 $t_{stas}$ 500 $t_{stal}$ 50 $t_{sr}$ 0 $t_{sr}$ 50 $t_{AA}$ 100	$\begin{array}{ c c c c } \hline Symbol & Condition & Min & Typ & Max \\ \hline t_{SCL} & 2500 & \\ \hline t_{SCLH} & 600 & & \\ \hline t_{SCLL} & 1200 & & 50 \\ \hline t_{SCLL} & & & 50 \\ \hline t_{SP} & & & 50 \\ \hline t_{SP} & & & 50 \\ \hline t_{SUF} & 1200 & & \\ \hline t_{STAH} & 600 & & \\ \hline t_{STAH} & 600 & & \\ \hline t_{STAS} & 600 & & \\ \hline t_{SDAS} & 160 & & \\ \hline t_{SDAH} & 0 & & \\ \hline t_{SP} & & & 300 \\ \hline t_{Sr} & & & 300 \\ \hline t_{Sr} & & 0 & \\ \hline t_{DH} & 500 & & \\ \hline t_{AA} & 100 & & 900 \\ \hline t_{WC} & & & 10 \\ \hline \end{array}$	Symbol         Condition         Min         Typ         Max         Unit $t_{scL}$ 2500          ms $t_{scLH}$ 600 $\mu$ s $t_{scLL}$ 1200          ms $t_{scLL}$ 1200          ms $t_{scLL}$ 1200          ms $t_{sp}$ 50         ns $t_{sp}$ 600          ms $t_{stran}$ 600          ns $t_{stras}$ 160          ns $t_{stras}$ 300         ns $t_{stras}$ 300         ns $t_{stras}$ ns $t_{stras}$ 0          ns $t_{st$

Note: \* Cycle time at writing is a time from the stop condition to write completion (internal control).

### 21.3.7 Power-Supply-Voltage Detection Circuit Characteristics (Optional)

### Table 21.19 Power-Supply-Voltage Detection Circuit Characteristics

 $V_{ss} = 0.0 \text{ V}, T_a = -20 \text{ to } +75^{\circ}\text{C}$ , unless otherwise indicated.

				Value	es	
Item	Symbol	Test Condition	Min	Тур	Max	Unit
Power-supply falling detection voltage	Vint (D)	LVDSEL = 0	3.3	3.7	_	V
Power-supply rising detection voltage	Vint (U)	LVDSEL = 0	_	4.0	4.5	V
Reset detection voltage 1*1	Vreset1	LVDSEL = 0	—	2.3	2.7	V
Reset detection voltage 2*2	Vreset2	LVDSEL = 1	3.0	3.6	4.2	V
Lower-limit voltage of LVDR operation* <sup>3</sup>	$V_{\text{LVDRmin}}$		1.0	_	_	V
LVD stabilization time	t <sub>lvdon</sub>		50		_	μs
Current consumption in standby mode	I <sub>STBY</sub>	LVDE = 1, Vcc = 5.0 V, When a 32-kHz crystal resonator is not used			350	μA

Notes: 1. This voltage should be used when the falling and rising voltage detection function is used.

- 2. Select the low-voltage reset 2 when only the low-voltage detection reset is used.
- When the power-supply voltage (Vcc) falls below V<sub>LVDRmin</sub> = 1.0 V and then rises, a reset may not occur. Therefore sufficient evaluation is required.

### 21.3.8 Power-On Reset Circuit Characteristics (Optional)

### Table 21.20 Power-On Reset Circuit Characteristics

 $V_{ss} = 0.0 \text{ V}, T_a = -20 \text{ to } +75^{\circ}\text{C}$ , unless otherwise indicated.

			Values		
Item	Symbol	Test Condition Min	Тур	Max	Unit
Pull-up resistance of RES pin	R <sub>RES</sub>	100	150	—	kΩ
Power-on reset start voltage*	$V_{por}$	_	_	100	mV

Note: \* The power-supply voltage (Vcc) must fall below Vpor = 100 mV and then rise after charge of the RES pin is removed completely. In order to remove charge of the RES pin, it is recommended that the diode be placed in the Vcc side. If the power-supply voltage (Vcc) rises from the point over 100 mV, a power-on reset may not occur.




Figure 21.1 System Clock Input Timing




Figure 21.2 RES Low Width Timing




Figure 21.3 Input Timing




Figure 21.4 I<sup>2</sup>C Bus Interface Input/Output Timing




Figure 21.5 SCK3 Input Clock Timing






Figure 21.6 SCI Input/Output Timing in Clocked Synchronous Mode




Figure 21.7 EEPROM Bus Timing

Rev. 4.00, 03/04, page 333 of 400




Figure 21.8 Output Load Circuit



# Appendix A Instruction Set

## A.1 Instruction List

#### **Condition Code**

Symbol	Description
Rd	General destination register
Rs	General source register
Rn	General register
ERd	General destination register (address register or 32-bit register)
ERs	General source register (address register or 32-bit register)
ERn	General register (32-bit register)
(EAd)	Destination operand
(EAs)	Source operand
PC	Program counter
SP	Stack pointer
CCR	Condition-code register
Ν	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
disp	Displacement
$\rightarrow$	Transfer from the operand on the left to the operand on the right, or transition from the state on the left to the state on the right
+	Addition of the operands on both sides
-	Subtraction of the operand on the right from the operand on the left
×	Multiplication of the operands on both sides
÷	Division of the operand on the left by the operand on the right
^	Logical AND of the operands on both sides
$\vee$	Logical OR of the operands on both sides
$\oplus$	Logical exclusive OR of the operands on both sides
7	NOT (logical complement)
(), < >	Contents of operand

Note: General registers include 8-bit registers (R0H to R7H and R0L to R7L) and 16-bit registers (R0 to R7 and E0 to E7).

#### **Condition Code Notation (cont)**

Symbol	Description
$\updownarrow$	Changed according to execution result
*	Undetermined (no guaranteed value)
0	Cleared to 0
1	Set to 1
_	Not affected by execution of the instruction
Δ	Varies depending on conditions, described in notes



#### Table A.1Instruction Set

#### 1. Data Transfer Instructions

									le a 1 (by		)								No. Stat	
	Mnemonic	<b>Operand Size</b>	#xx	Rn	@ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@ @ aa	I	Operation	1	Con H	ditio N	n Co	v	с	Normal	Advanced
MOV	MOV.B #xx:8, Rd	В	2									#xx:8 → Rd8	_	_	\$	\$	0	-	2	2
	MOV.B Rs, Rd	В		2								$Rs8 \rightarrow Rd8$	—	-	\$	\$	0	—	2	>
	MOV.B @ERs, Rd	В			2							@ERs $\rightarrow$ Rd8	—	-	\$	\$	0	—	4	1
	MOV.B @(d:16, ERs), Rd	в				4						@(d:16, ERs) → Rd8	—	—	\$	\$	0	—	6	3
	MOV.B @(d:24, ERs), Rd	В				8						@(d:24, ERs) → Rd8	—	—	\$	\$	0	—	1	0
	MOV.B @ERs+, Rd	В					2					@ERs → Rd8 ERs32+1 → ERs32	-	-	\$	\$	0	-	e	;
	MOV.B @aa:8, Rd	В						2				@aa:8 $\rightarrow$ Rd8	—	—	\$	\$	0	—	4	ŧ
	MOV.B @aa:16, Rd	В						4				@aa:16 $\rightarrow$ Rd8	—	—	\$	\$	0	-	6	3
	MOV.B @aa:24, Rd	В						6				@aa:24 $\rightarrow$ Rd8	—	-	\$	\$	0	—	6	3
	MOV.B Rs, @ERd	в			2							$Rs8 \rightarrow @ERd$	—	—	\$	\$	0	—	4	4
	MOV.B Rs, @(d:16, ERd)	В				4						Rs8 $\rightarrow$ @(d:16, ERd)	—	-	\$	\$	0	—	e	;
	MOV.B Rs, @(d:24, ERd)	В				8						Rs8 $\rightarrow$ @(d:24, ERd)	—	-	\$	\$	0	—	1	0
	MOV.B Rs, @-ERd	В					2					$\begin{array}{l} ERd32-1 \rightarrow ERd32 \\ Rs8 \rightarrow @ ERd \end{array}$	-	-	\$	\$	0	-	e	;
	MOV.B Rs, @aa:8	В						2				Rs8 $\rightarrow$ @aa:8	—	-	\$	\$	0	-	4	ŧ
	MOV.B Rs, @aa:16	В						4				Rs8 $\rightarrow$ @aa:16	—	—	\$	\$	0	—	e	3
	MOV.B Rs, @aa:24	В						6				Rs8 $\rightarrow$ @aa:24	—	-	\$	\$	0	—	8	3
	MOV.W #xx:16, Rd	W	4									#xx:16 → Rd16	—	-	\$	\$	0	—	4	ŧ
	MOV.W Rs, Rd	W		2								$Rs16 \rightarrow Rd16$	—	—	\$	\$	0	—	2	2
	MOV.W @ERs, Rd	W			2							@ERs $\rightarrow$ Rd16	—	—	\$	\$	0	—	4	ŧ
	MOV.W @(d:16, ERs), Rd	W				4						@(d:16, ERs) → Rd16	—	—	\$	\$	0	—	6	3
	MOV.W @(d:24, ERs), Rd	W				8						@(d:24, ERs) → Rd16	—	—	\$	\$	0	—	1	0
	MOV.W @ERs+, Rd	W					2					@ERs → Rd16 ERs32+2 → @ERd32	—	-	\$	\$	0	-	e	;
	MOV.W @aa:16, Rd	W						4				@aa:16 $\rightarrow$ Rd16	-	-	\$	\$	0	-	6	;
	MOV.W @aa:24, Rd	W						6				@aa:24 $\rightarrow$ Rd16	-	-	\$	\$	0	-	6	3
	MOV.W Rs, @ERd	W			2							$Rs16 \rightarrow @ERd$	-	-	\$	\$	0	-	4	1
	MOV.W Rs, @(d:16, ERd)	W				4						Rs16 $\rightarrow$ @(d:16, ERd)	—	-	\$	\$	0	-	6	3
	MOV.W Rs, @(d:24, ERd)	W				8						Rs16 $\rightarrow$ @(d:24, ERd)	_	—	\$	\$	0	-	1	0

				A Inst					le a 1 (by		)								No Stat	. of tes <sup>*1</sup>
	Mnemonic	Operand Size	#xx	Rn	@ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@ @ aa		Operation		Con	ditio	n Co	ode	с	Normal	Advanced
MOV	MOV.W Rs, @-ERd	w	-	-		-	2			-	•	ERd32–2 $\rightarrow$ ERd32	-	_	1	1	0	-		6
												$Rs16 \rightarrow @ERd$								
	MOV.W Rs, @aa:16	W						4				Rs16 → @aa:16	-	-	\$	\$	0	-	6	6
	MOV.W Rs, @aa:24	W						6				Rs16 $\rightarrow$ @aa:24	-	-	\$	\$	0	-	8	8
	MOV.L #xx:32, Rd	L	6									#xx:32 → Rd32	—	—	\$	\$	0	—	(	6
	MOV.L ERs, ERd	L		2								ERs32 $\rightarrow$ ERd32	—	-	\$	\$	0	-	2	2
	MOV.L @ERs, ERd	L			4							@ERs $\rightarrow$ ERd32	-	-	\$	\$	0	-	8	8
	MOV.L @(d:16, ERs), ERd	L				6						@(d:16, ERs) → ERd32	—	-	\$	€	0	-	1	0
	MOV.L @(d:24, ERs), ERd	L				10						@(d:24, ERs) → ERd32	—	-	\$	\$	0	—	1	4
	MOV.L @ERs+, ERd	L					4					@ERs → ERd32 ERs32+4 → ERs32	-	-	\$	\$	0	-	1	0
	MOV.L @aa:16, ERd	L						6				@aa:16 $\rightarrow$ ERd32	_	-	\$	\$	0	-	1	0
	MOV.L @aa:24, ERd	L						8				@aa:24 → ERd32	-	-	\$	\$	0	_	1	2
	MOV.L ERs, @ERd	L			4							$ERs32 \rightarrow @ERd$	-	-	\$	\$	0	-	8	8
	MOV.L ERs, @(d:16, ERd)	L				6						ERs32 $\rightarrow$ @(d:16, ERd)	-	-	\$	\$	0	-	1	0
	MOV.L ERs, @(d:24, ERd)	L				10						ERs32 $\rightarrow$ @(d:24, ERd)	—	—	\$	\$	0	-	1	4
	MOV.L ERs, @-ERd	L					4					$\begin{array}{l} ERd324 \rightarrow ERd32\\ ERs32 \rightarrow @ERd \end{array}$	-	-	\$	\$	0	-	1	0
	MOV.L ERs, @aa:16	L						6				ERs32 $\rightarrow$ @aa:16	-	-	\$	\$	0	-	1	0
	MOV.L ERs, @aa:24	L						8				ERs32 $\rightarrow$ @aa:24	-	-	\$	\$	0	-	1	2
POP	POP.W Rn	W									2	$\begin{array}{c} @SP \to Rn16 \\ \\ SP+2 \to SP \end{array}$	-	-	\$	\$	0	-	(	6
	POP.L ERn	L									4	$\begin{array}{l} @SP \to ERn32 \\ SP+4 \to SP \end{array}$	-	-	\$	\$	0	-	1	0
PUSH	PUSH.W Rn	W									2	$SP-2 \rightarrow SP$ Rn16 $\rightarrow @SP$	_	-	\$	\$	0	-	(	6
	PUSH.L ERn	L									4	$SP-4 \rightarrow SP$ ERn32 $\rightarrow @SP$	-	-	\$	\$	0	-	1	0
MOVFPE	MOVFPE @aa:16, Rd	В						4				Cannot be used in this LSI		anno is LS	ot be SI	use	1			
MOVTPE	MOVTPE Rs, @aa:16	В						4				Cannot be used in this LSI		anno is LS	I					

#### 2. Arithmetic Instructions

									le a 1 (by		)									. of tes <sup>*1</sup>
	Mnemonic	Operand Size	#xx	Rn	@ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@ @aa	1	Operation		Con	ditio	n Co	v	с	Normal	Advanced
ADD	ADD.B #xx:8, Rd	В	2	_								$Rd8+#xx:8 \rightarrow Rd8$	<u> </u>	1	1	- 1	\$	1		2
	ADD.B Rs, Rd	В		2								$Rd8+Rs8 \rightarrow Rd8$	_	1	1	\$	\$	1	1	2
	ADD.W #xx:16, Rd	w	4									Rd16+#xx:16 $\rightarrow$ Rd16	_	(1)	1	\$	\$	\$		4
	ADD.W Rs, Rd	w		2								Rd16+Rs16 $\rightarrow$ Rd16	-	(1)	\$	1	\$	\$	1	2
	ADD.L #xx:32, ERd	L	6									ERd32+#xx:32 → ERd32	-	(2)	\$	\$	\$	\$	6	6
	ADD.L ERs, ERd	L		2								ERd32+ERs32 → ERd32	—	(2)	\$	\$	\$	\$	2	2
ADDX	ADDX.B #xx:8, Rd	В	2									$Rd8+#xx:8 + C \rightarrow Rd8$	—	\$	\$	(3)	\$	\$	2	2
	ADDX.B Rs, Rd	В		2								$Rd8+Rs8 + C \rightarrow Rd8$	—	\$	\$	(3)	\$	\$	1	2
ADDS	ADDS.L #1, ERd	L		2								ERd32+1 $\rightarrow$ ERd32	—	—	—	—	—	—	2	2
	ADDS.L #2, ERd	L		2								$ERd32+2 \rightarrow ERd32$	—	—	—	—	—	—	2	2
	ADDS.L #4, ERd	L		2								$ERd32+4 \rightarrow ERd32$	—	—	—	-	—	—	ć	2
INC	INC.B Rd	В		2								$Rd8+1 \rightarrow Rd8$	—	—	\$	\$	$\updownarrow$	—	1	2
	INC.W #1, Rd	w		2								$Rd16+1 \rightarrow Rd16$	—	—	\$	\$	\$	—	1	2
	INC.W #2, Rd	W		2								$Rd16+2 \rightarrow Rd16$	-	-	\$	\$	\$	-	2	2
	INC.L #1, ERd	L		2								$ERd32+1 \rightarrow ERd32$	—	-	\$	\$	\$	—	2	2
	INC.L #2, ERd	L		2								$ERd32+2 \to ERd32$	-	-	\$	\$	$\updownarrow$	-	2	2
DAA	DAA Rd	В		2								Rd8 decimal adjust $\rightarrow$ Rd8	-	*	\$	€	*	-	2	2
SUB	SUB.B Rs, Rd	В		2								$Rd8-Rs8 \rightarrow Rd8$	—	\$	\$	\$	\$	\$	1	2
	SUB.W #xx:16, Rd	W	4									Rd16–#xx:16 $\rightarrow$ Rd16	—	(1)	\$	\$	\$	\$	4	4
	SUB.W Rs, Rd	w		2								Rd16–Rs16 $\rightarrow$ Rd16	—	(1)	\$	\$	\$	\$	1	2
	SUB.L #xx:32, ERd	L	6									$ERd32\text{-}\#xx:32 \rightarrow ERd32$	—	(2)	\$	$\updownarrow$	\$	\$	6	6
	SUB.L ERs, ERd	L		2								$ERd32\text{-}ERs32 \rightarrow ERd32$	—	(2)	\$	\$	\$	\$	2	2
SUBX	SUBX.B #xx:8, Rd	В	2									$Rd8\text{-}\#xx:8\text{-}C\toRd8$	—	\$	\$	(3)	$\updownarrow$	$\updownarrow$	2	2
	SUBX.B Rs, Rd	В		2								$Rd8\text{-}Rs8\text{-}C\toRd8$	_	\$	\$	(3)	\$	\$	2	2
SUBS	SUBS.L #1, ERd	L		2								ERd32–1 $\rightarrow$ ERd32	_	_	_	-	_	_	2	2
	SUBS.L #2, ERd	L		2								$ERd32-2 \rightarrow ERd32$	_	_	-	_	_	—	2	2
	SUBS.L #4, ERd	L		2								$ERd32-4 \rightarrow ERd32$	_	_	_	_	_	_	2	2
DEC	DEC.B Rd	В		2								$Rd8-1 \rightarrow Rd8$	_	_	↕	€	$\updownarrow$	_	1	2
	DEC.W #1, Rd	W		2								$Rd16-1 \rightarrow Rd16$	-	-	\$	€	$\updownarrow$	-	2	2
	DEC.W #2, Rd	W		2								$Rd16-2 \rightarrow Rd16$	—	-	\$	€	\$	-	2	2

						essi tion				nd /tes	)									. of tes <sup>*1</sup>
	Mnemonic	Operand Size	×	_	@ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@aa		Operation		Con	ditio	n Co	ode		Normal	Advanced
		ō	XX#	Rn	0	0	0	0	0	0			I	н	Ν	z	۷	С	ž	ĕ
DEC	DEC.L #1, ERd	L		2								ERd32–1 $\rightarrow$ ERd32	-	—	\$	\$	\$	-		2
	DEC.L #2, ERd	L		2								ERd32–2 $\rightarrow$ ERd32	-	—	\$	\$	\$	-		2
DAS	DAS.Rd	В		2								Rd8 decimal adjust $\rightarrow$ Rd8	-	*	\$	1	*	-		2
MULXU	MULXU. B Rs, Rd	В		2								$Rd8 \times Rs8 \rightarrow Rd16$ (unsigned multiplication)	-	—	-	—	-	-	1	4
	MULXU. W Rs, ERd	W		2								$Rd16 \times Rs16 \rightarrow ERd32$ (unsigned multiplication)	-	-	-	-	-	-	2	22
MULXS	MULXS. B Rs, Rd	В		4								$Rd8 \times Rs8 \rightarrow Rd16$ (signed multiplication)	-	—	\$	\$	-	-	1	6
	MULXS. W Rs, ERd	W		4								$Rd16 \times Rs16 \rightarrow ERd32$ (signed multiplication)	-	-	\$	\$	-	-	2	24
DIVXU	DIVXU. B Rs, Rd	В		2								Rd16 $\div$ Rs8 $\rightarrow$ Rd16 (RdH: remainder, RdL: quotient) (unsigned division)	_	-	(6)	(7)	-	-	1	4
	DIVXU. W Rs, ERd	W		2								$ERd32 \div Rs16 \rightarrow ERd32$ (Ed: remainder, Rd: quotient) (unsigned division)	_	-	(6)	(7)	-	-	2	22
DIVXS	DIVXS. B Rs, Rd	В		4								$\begin{array}{l} Rd16 \div Rs8 \rightarrow Rd16 \\ (RdH: remainder, \\ RdL: quotient) \\ (signed division) \end{array}$	_	_	(8)	(7)	-	-	1	6
	DIVXS. W Rs, ERd	W		4								$\label{eq:remainder} \begin{array}{l} ERd32 \div Rs16 \rightarrow ERd32 \\ (Ed: remainder, \\ Rd: quotient) \\ (signed division) \end{array}$	_	-	(8)	(7)	-	-	2	24
CMP	CMP.B #xx:8, Rd	В	2									Rd8–#xx:8	-	\$	\$	\$	\$	\$	2	2
	CMP.B Rs, Rd	В		2								Rd8–Rs8	-	\$	\$	\$	\$	\$	2	2
	CMP.W #xx:16, Rd	W	4									Rd16-#xx:16	-	(1)	\$	\$	\$	\$	4	4
	CMP.W Rs, Rd	w		2								Rd16–Rs16	-	(1)	\$	\$	\$	\$	2	2
	CMP.L #xx:32, ERd	L	6									ERd32-#xx:32	-	(2)	\$	\$	\$	\$	4	4
	CMP.L ERs, ERd	L		2								ERd32–ERs32	-	(2)	\$	\$	\$	\$	1	2

					ddro					nd /tes	)								No Stat	
	Mnemonic	Operand Size	×		@ERn	@(d, ERn)	@-ERn/@ERn+	aa	@(d, PC)	@ aa		Operation		Con	ditio	n Co	ode		Normal	Advanced
		Q	XX#	Rn	0	0	ġ	@ aa	0	0	Ι		I	н	N	z	۷	с	Ŷ	Ad
NEG	NEG.B Rd	В		2								$0-Rd8 \rightarrow Rd8$	-	\$	\$	\$	\$	\$	2	2
	NEG.W Rd	W		2								$0-Rd16 \rightarrow Rd16$	-	\$	\$	€	$\updownarrow$	$\updownarrow$	2	2
	NEG.L ERd	L		2								$0-ERd32 \rightarrow ERd32$	-	\$	\$	€	$\updownarrow$	$\updownarrow$	2	2
EXTU	EXTU.W Rd	W		2								$0 \rightarrow (\text{} \text{ of Rd16})$	-	-	0	\$	0	—	2	2
	EXTU.L ERd	L		2								$0 \rightarrow (\text{of ERd32)$	-	-	0	\$	0	—	2	2
EXTS	EXTS.W Rd	W		2								( <bit 7=""> of Rd16) <math>\rightarrow</math> (<bits 15="" 8="" to=""> of Rd16)</bits></bit>	-	-	\$	\$	0	—	2	2
	EXTS.L ERd	L		2								( <bit 15=""> of ERd32) <math>\rightarrow</math> (<bits 16="" 31="" to=""> of ERd32)</bits></bit>	_		\$	\$	0	_	2	2



#### 3. Logic Instructions

							ng Lei				)								No. Stat	. of es <sup>*1</sup>
	Mnemonic	Operand Size	#xx	Rn	@ERn	@(d, ERn)	@-ERn/@ERn+	@ aa	@(d, PC)	@ @aa		Operation	1	Con	ditio	n Co	v	с	Normal	Advanced
AND	AND.B #xx:8, Rd	В	** 2	-				-				Rd8∧#xx:8 → Rd8	·		1	↓	0	-		2
AND	AND.B Rs. Rd	В	2	2								$Rd8 \land Rs8 \rightarrow Rd8$		_	↓	↓	0			2
	AND.W #xx:16, Rd	w	4	-	-	-	-				-	$Rd16 \neq xx:16 \rightarrow Rd16$	_	_	↓	↓	0	_		4
	AND.W Rs, Rd	w		2								$Rd16 \land Rs16 \rightarrow Rd16$	_	_	↓	↓	0	_	2	2
	AND.L #xx:32. ERd	L	6	-								EBd32 $\wedge$ #xx:32 $\rightarrow$ EBd32	_	_	↓	↓	0	-		 6
	AND.L ERs, ERd	L		4								$ERd32 \land ERs32 \rightarrow ERd32$	_	_	\$	\$	0	-	2	4
OR	OR.B #xx:8, Rd	В	2									Rd8⁄#xx:8 → Rd8	_	_	\$	\$	0	-	2	2
	OR.B Rs, Rd	В		2								$Rd8/Rs8 \rightarrow Rd8$	_	_	\$	\$	0	-	2	2
	OR.W #xx:16, Rd	W	4									Rd16/#xx:16 $\rightarrow$ Rd16	_	—	\$	\$	0	-	4	4
	OR.W Rs, Rd	W		2								Rd16/Rs16 $\rightarrow$ Rd16	_	—	\$	\$	0	-	2	2
	OR.L #xx:32, ERd	L	6									ERd32/#xx:32 $\rightarrow$ ERd32	—	—	\$	\$	0	-	E	6
	OR.L ERs, ERd	L		4								ERd32/ERs32 $\rightarrow$ ERd32	—	—	\$	\$	0	-	4	4
XOR	XOR.B #xx:8, Rd	В	2									$Rd8 \oplus \#xx: 8 \rightarrow Rd8$	—	—	$\uparrow$	\$	0	-	2	2
	XOR.B Rs, Rd	В		2								$Rd8\oplusRs8  o Rd8$	-	-	\$	\$	0	-	2	2
	XOR.W #xx:16, Rd	W	4									$Rd16 \oplus #xx:16 \rightarrow Rd16$	-	-	$\updownarrow$	$\updownarrow$	0	-	4	4
	XOR.W Rs, Rd	W		2								$Rd16 \oplus Rs16 \rightarrow Rd16$	—	—	$\updownarrow$	$\updownarrow$	0	—	2	2
	XOR.L #xx:32, ERd	L	6									$ERd32 \oplus \#xx:32 \to ERd32$	—	—	$\updownarrow$	$\updownarrow$	0	—	e	6
	XOR.L ERs, ERd	L		4								$ERd32{\oplus}ERs32 \to ERd32$	—	—	↕	↕	0	-	4	4
NOT	NOT.B Rd	В		2								$\neg \text{Rd8} \rightarrow \text{Rd8}$	-	-	$\updownarrow$	$\updownarrow$	0	-	2	2
	NOT.W Rd	W		2								$\neg$ Rd16 $\rightarrow$ Rd16	-	-	$\updownarrow$	$\updownarrow$	0	-	2	2
	NOT.L ERd	L		2								$\neg$ Rd32 $\rightarrow$ Rd32	-	-	$\updownarrow$	$\updownarrow$	0	-	2	2

#### 4. Shift Instructions

								Moc ngth		nd /tes	)								No. Stat	
	Mnemonic	Operand Size	×		@ERn	@(d, ERn)	@-ERn/@ERn+	@ aa	@(d, PC)	@ aa		Operation		Con	ditio	n Co	ode		Normal	Advanced
	-	ŏ	XX#	Rn	0	0	0	0	0	0			T	н	N	z	۷	С	ž	Ac
SHAL	SHAL.B Rd	В		2								C	-	-	\$	€	$\updownarrow$	$\updownarrow$	2	2
	SHAL.W Rd	W		2									-	_	\$	$\updownarrow$	↕	\$	2	2
	SHAL.L ERd	L		2								MSB LSB	_	_	\$	$\updownarrow$	↕	$\uparrow$	2	2
SHAR	SHAR.B Rd	В		2								r► FC	_	_	\$	$\updownarrow$	0	$\updownarrow$	2	2
	SHAR.W Rd	W		2									_	_	\$	$\updownarrow$	0	$\updownarrow$	2	2
	SHAR.L ERd	L		2								MSB LSB	-	-	\$	$\updownarrow$	0	$\updownarrow$	2	2
SHLL	SHLL.B Rd	В		2								C0	-	-	\$	$\updownarrow$	0	$\updownarrow$	2	2
	SHLL.W Rd	W		2									_	-	\$	€	0	\$	2	2
	SHLL.L ERd	L		2								MSB LSB	_	_	\$	↕	0	$\uparrow$	2	2
SHLR	SHLR.B Rd	В		2								0- <b>→</b>	_	_	\$	$\updownarrow$	0	$\uparrow$	2	2
	SHLR.W Rd	W		2									—	—	\$	$\updownarrow$	0	$\updownarrow$	2	2
	SHLR.L ERd	L		2								MSB LSB	_	_	\$	↕	0	$\updownarrow$	2	2
ROTXL	ROTXL.B Rd	В		2									-	-	\$	$\updownarrow$	0	$\updownarrow$	2	2
	ROTXL.W Rd	W		2									-	—	\$	$\updownarrow$	0	$\updownarrow$	2	2
	ROTXL.L ERd	L		2								MSB 🗕 LSB	—	—	\$	$\updownarrow$	0	$\updownarrow$	2	2
ROTXR	ROTXR.B Rd	В		2									—	—	\$	$\updownarrow$	0	$\updownarrow$	2	2
	ROTXR.W Rd	W		2									—	—	€	$\updownarrow$	0	$\updownarrow$	2	2
	ROTXR.L ERd	L		2								MSB	—	—	\$	$\updownarrow$	0	$\updownarrow$	2	2
ROTL	ROTL.B Rd	В		2									—	—	\$	↕	0	\$	2	2
	ROTL.W Rd	W		2									—	-	€	↕	0	$\updownarrow$	2	2
	ROTL.L ERd	L		2								MSB 🗲 LSB	—	-	€	↕	0	$\updownarrow$	2	2
ROTR	ROTR.B Rd	В		2									—	_	\$	€	0	$\updownarrow$	2	2
	ROTR.W Rd	W		2									_	_	\$	€	0	$\updownarrow$	2	2
	ROTR.L ERd	L		2								MSB → LSB	-	_	\$	€	0	$\updownarrow$	2	2

#### 5. Bit-Manipulation Instructions

					ddro						)								No Stat	. of es*1
	Mnemonic	Operand Size	***	Rn	@ERn	@(d, ERn)	@-ERn/@ERn+	@ aa	@(d, PC)	@ @aa	I	Operation	1	Con H	ditic	n Co	ode V	с	Normal	Advanced
BSET	BSET #xx:3, Rd	в		2								(#xx:3 of Rd8) ← 1	-	-	—	—	-	-	2	2
	BSET #xx:3, @ERd	В			4							(#xx:3 of @ERd) ← 1	-	—	—	—	—	-	8	В
	BSET #xx:3, @aa:8	В						4				(#xx:3 of @aa:8) ← 1	-	-	—	—	—	-	8	8
	BSET Rn, Rd	В		2								(Rn8 of Rd8) ← 1	—	—	—	—	—	—	2	2
	BSET Rn, @ERd	В			4							(Rn8 of @ERd) ← 1	-	—	—	—	—	—	8	8
	BSET Rn, @aa:8	В						4				(Rn8 of @aa:8) ← 1	-	—	—	—	—	-	8	8
BCLR	BCLR #xx:3, Rd	В		2								(#xx:3 of Rd8) ← 0	-	-	—	—	-	-	2	2
	BCLR #xx:3, @ERd	В			4							(#xx:3 of @ERd) $\leftarrow$ 0	-	_	—	—	-	-	8	8
	BCLR #xx:3, @aa:8	В						4				(#xx:3 of @aa:8) ← 0	-	—	—	—	—	-	8	8
	BCLR Rn, Rd	В		2								(Rn8 of Rd8) ← 0	-	_	—	—	—	—	2	2
	BCLR Rn, @ERd	В			4							(Rn8 of @ERd) ← 0	-	_	—	—	—	—	8	8
	BCLR Rn, @aa:8	В						4				(Rn8 of @aa:8) ← 0	-	_	—	—	—	—	8	8
BNOT	BNOT #xx:3, Rd	В		2								(#xx:3 of Rd8) ← ¬ (#xx:3 of Rd8)	-	-	—	-	-	-	2	2
	BNOT #xx:3, @ERd	в			4							(#xx:3 of @ERd) ← ¬ (#xx:3 of @ERd)	-	-	—	-	-	-	8	8
	BNOT #xx:3, @aa:8	В						4				(#xx:3 of @aa:8) ← ¬ (#xx:3 of @aa:8)	-	-	-	-	-	-	8	8
	BNOT Rn, Rd	В		2								(Rn8 of Rd8) ← ¬ (Rn8 of Rd8)	-	-	—	-	-	-	2	2
	BNOT Rn, @ERd	В			4							(Rn8 of @ERd) ← ¬ (Rn8 of @ERd)	-	-	—	—	-	-	8	8
	BNOT Rn, @aa:8	В						4				(Rn8 of @aa:8) $\leftarrow$ ¬ (Rn8 of @aa:8)	-	-	-	—	-	-	8	8
BTST	BTST #xx:3, Rd	в		2								¬ (#xx:3 of Rd8) → Z	-	-	—	\$	-	-	2	2
	BTST #xx:3, @ERd	в			4							¬ (#xx:3 of @ERd) → Z	-	-	—	\$	-	-	6	6
	BTST #xx:3, @aa:8	В						4				¬ (#xx:3 of @aa:8) → Z	-	-	—	\$	-	-	6	6
	BTST Rn, Rd	в		2							1	¬ (Rn8 of @Rd8) → Z	1_	_	_	\$	-	-	2	2
	BTST Rn, @ERd	в			4							¬ (Rn8 of @ERd) → Z	-	-	_	\$	-	-	6	6
	BTST Rn, @aa:8	в						4				$\neg$ (Rn8 of @aa:8) $\rightarrow$ Z	-	-	-	\$	-	-	6	6
BLD	BLD #xx:3, Rd	в		2								(#xx:3 of Rd8) $\rightarrow$ C	1_	-	_	_	-	1	2	2

						essi tion	•				)								No. Stat	
	Mnemonic	Operand Size	×		@ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	0 @aa		Operation		Con	ditio	n Co	ode		Normal	Advanced
		ŏ	XX#	Rn	0	0	Ö	0	0	8	Ι		Т	н	N	z	v	с	Ň	Ad
BLD	BLD #xx:3, @ERd	В			4							(#xx:3 of @ERd) $\rightarrow$ C	-	—	—	_	_	\$	6	6
	BLD #xx:3, @aa:8	В						4				(#xx:3 of @aa:8) $\rightarrow$ C	—	—	—	—	-	\$	6	6
BILD	BILD #xx:3, Rd	в		2								$\neg$ (#xx:3 of Rd8) $\rightarrow$ C		—	—	-		1	2	2
	BILD #xx:3, @ERd	В			4							$\neg$ (#xx:3 of @ERd) $\rightarrow$ C	-	—	—	-	-	\$	6	6
	BILD #xx:3, @aa:8	В						4				¬ (#xx:3 of @aa:8) → C	-	—	—	-	-	\$	6	6
BST	BST #xx:3, Rd	В		2								$C \rightarrow (\#xx:3 \text{ of } Rd8)$	—	—	—	—	—	-	2	2
	BST #xx:3, @ERd	В			4							$C \rightarrow (\#xx:3 \text{ of } @ERd24)$	—	—	—	—	—	-	8	3
	BST #xx:3, @aa:8	В						4				$C \rightarrow (\#xx:3 \text{ of } @aa:8)$	—	—	—	—	—	-	8	3
BIST	BIST #xx:3, Rd	В		2								$\neg C \rightarrow (\#xx:3 \text{ of Rd8})$	—	—	—	—	—	-	2	2
	BIST #xx:3, @ERd	В			4							$\neg C \rightarrow (\#xx:3 \text{ of } @ERd24)$	—	—	—	-	-	-	8	3
	BIST #xx:3, @aa:8	В						4				$\neg C \rightarrow (\#xx:3 \text{ of } @aa:8)$	—	—	—	—	—	-	8	3
BAND	BAND #xx:3, Rd	в		2								$C_{\wedge}(\#xx:3 \text{ of } Rd8) \rightarrow C$	—	—	—	—	-	\$	2	2
	BAND #xx:3, @ERd	в			4							$C_{\wedge}(\#xx:3 \text{ of } @ERd24) \rightarrow C$	—	—	—	—	—	\$	e	6
	BAND #xx:3, @aa:8	в						4				$C_{\wedge}(\#xx:3 \text{ of } @aa:8) \rightarrow C$	—	—	—	—	—	\$	e	6
BIAND	BIAND #xx:3, Rd	в		2								$C \land \neg$ (#xx:3 of Rd8) $\rightarrow C$	—	—	—	—	-	\$	2	2
	BIAND #xx:3, @ERd	в			4							$C \land \neg$ (#xx:3 of @ERd24) $\rightarrow C$	-	—	—	_	-	\$	e	6
	BIAND #xx:3, @aa:8	в						4				$C \land \neg (\#xx:3 \text{ of } @aa:8) \rightarrow C$	—	—	—	_	-	\$	6	6
BOR	BOR #xx:3, Rd	в		2								$C \lor (\#xx:3 \text{ of } Rd8) \rightarrow C$	—	—	—	—	-	\$	2	2
	BOR #xx:3, @ERd	в			4							$C \lor (\#xx:3 \text{ of } @ERd24) \rightarrow C$	—	—	—	—	—	\$	e	3
	BOR #xx:3, @aa:8	в						4				$C \lor (\#xx:3 \text{ of } @aa:8) \rightarrow C$	—	—	—	—	—	\$	e	3
BIOR	BIOR #xx:3, Rd	в		2								$C \lor \neg$ (#xx:3 of Rd8) $\rightarrow C$	—	—	—	—	—	\$	2	2
	BIOR #xx:3, @ERd	в			4							$C \lor \neg$ (#xx:3 of @ERd24) $\rightarrow$ C	—	—	—	-	-	\$	6	6
	BIOR #xx:3, @aa:8	В						4				$C \lor \neg$ (#xx:3 of @aa:8) $\rightarrow C$	_	—	_	—	-	\$	6	6
BXOR	BXOR #xx:3, Rd	в		2								C⊕(#xx:3 of Rd8) $\rightarrow$ C	-	-	-	-	-	\$	2	2
	BXOR #xx:3, @ERd	в			4							C⊕(#xx:3 of @ERd24) → C	-	—	_	_	_	\$	6	6
	BXOR #xx:3, @aa:8	в						4				C⊕(#xx:3 of @aa:8) → C	-	—	-	_	_	\$	6	6
BIXOR	BIXOR #xx:3, Rd	в		2								C⊕ ¬ (#xx:3 of Rd8) $\rightarrow$ C	-	—	—	_	_	\$	2	2
	BIXOR #xx:3, @ERd	в			4							C⊕ ¬ (#xx:3 of @ERd24) → C	-	_	_	_	_	\$	6	6
	BIXOR #xx:3, @aa:8	в						4				C⊕ ¬ (#xx:3 of @aa:8) $\rightarrow$ C	-	-	-	_	_	\$	6	6

Rev. 4.00, 03/04, page 345 of 400

#### 6. Branching Instructions

									le ai i (by		)									No Stat	. of ces <sup>*1</sup>
	Mnemonic	Operand Size			Rn	l, ERn)	@-ERn/@ERn+		@(d, PC)	@aa		Oper	ation	-	Con	ditio	n Co	ode		mal	Advanced
		Ope	XX#	R	@ERn	@(d, I	8	@aa	00	0	1		Branch Condition	I	н	N	z	v	с	Normal	Adv
Bcc	BRA d:8 (BT d:8)	—							2			If condition	Always	—	—	—	-	—	—	4	4
	BRA d:16 (BT d:16)	—							4			is true then		—	-	-	-	—	—	6	6
	BRN d:8 (BF d:8)	—							2			$PC \leftarrow PC+d$ else next;	Never	—	—	—	-	—	—	4	4
	BRN d:16 (BF d:16)	—							4			else next;		—	—	—	-	—	—	6	6
	BHI d:8	—							2			1	C∨ Z = 0	—	—	—	-	—	—	4	4
	BHI d:16	—							4			1		—	—	-	-	-	-	6	6
	BLS d:8	-							2			1	C∨ Z = 1	—	—	-	-	-	-	4	1
	BLS d:16	—							4			1		—	-	-	-	-	—	6	6
	BCC d:8 (BHS d:8)	—							2			1	C = 0	—	—	—	-	_	—	4	4
	BCC d:16 (BHS d:16)	_							4			1		_	—	—	-	—	—	6	6
	BCS d:8 (BLO d:8)	_							2			1	C = 1	—	—	—	-	_	—	4	4
	BCS d:16 (BLO d:16)	—							4			1		—	-	-	-	—	—	6	6
	BNE d:8	—							2			1	Z = 0	-	-	-	-	-	—	4	4
	BNE d:16	—							4			1		—	-	-	-	-	—	6	ô
	BEQ d:8	—							2			1	Z = 1	—	-	-	-	—	—	4	4
	BEQ d:16	_							4			1		—	—	—	-	—	—	6	6
	BVC d:8	—							2			1	V = 0	—	—	—	-	—	—	4	4
	BVC d:16	—							4			1		—	-	-	-	—	—	6	6
	BVS d:8	—							2			1	V = 1	—	—	-	-	—	—	4	4
	BVS d:16	—							4			1		—	-	-	-	-	—	6	6
	BPL d:8	—							2			1	N = 0	—	—	-	-	—	-	4	4
	BPL d:16	—							4			1		—	-	-	-	_	-	6	6
	BMI d:8	—							2			1	N = 1	—	-	-	-	-	-	4	4
	BMI d:16	-							4			1		—	-	-	-	-	-	6	6
	BGE d:8	-							2			1	N⊕V = 0	—	-	-	-	—	-	4	4
	BGE d:16	-							4			1		—	—	-	-	-	-	6	6
	BLT d:8	—							2			1	N⊕V = 1	—	—	-	-	-	-	4	4
	BLT d:16	—							4			1		—	—	-	-	_	-	6	6
	BGT d:8	—							2			1	$Z \vee (N \oplus V) = 0$	—	-	-	-	-	-	4	4
	BGT d:16	-							4			1		—	-	-	-	-	-	6	6
	BLE d:8	-							2			1	Z∨ (N⊕V) = 1	—	-	-	-	-	-	4	4
	BLE d:16	-							4			1		—	-	-	-	-	-	6	6

				A Inst			ng l Ler				)								No Stat	. of tes <sup>*1</sup>
	Mnemonic	Operand Size			@ERn	@(d, ERn)	-ERn/@ERn+	la	@(d, PC)	@aa		Operation		Con	ditic	on Co	ode		Normal	Advanced
		d	XX#	Rn	0	0	8	@ aa	0	0			I	н	N	z	v	с	٩	Ad
JMP	JMP @ERn	-			2							$PC \gets ERn$	-	-	-	—	—	—	4	4
	JMP @aa:24	—						4				$PC \leftarrow aa:24$	-	-	-	-	—	-	6	6
	JMP @@aa:8	—								2		PC ← @aa:8	-	-	-	-	—	—	8	10
BSR	BSR d:8	-							2			$PC \rightarrow @-SP$ $PC \leftarrow PC+d:8$	-	-	-	-	—	—	6	8
	BSR d:16	-							4			$PC \rightarrow @-SP$ $PC \leftarrow PC+d:16$	-	-	-	-	-	—	8	10
JSR	JSR @ERn	-			2							$PC \rightarrow @-SP$ $PC \leftarrow ERn$	-	-	-	-	—	-	6	8
	JSR @aa:24	-						4				$PC \rightarrow @-SP$ $PC \leftarrow aa:24$	-	-	-	-	—	-	8	10
	JSR @@aa:8	-								2		$PC \rightarrow @-SP$ $PC \leftarrow @aa:8$	-	-	-	-	-	-	8	12
RTS	RTS	-									2	$PC \gets @SP+$	-	-	-	—	—	—	8	10



## 7. System Control Instructions

									le a n (by	nd /tes	)								No. Stat	
	Mnemonic	Operand Size	×		@ERn	@(d, ERn)	@-ERn/@ERn+	0 aa	@(d, PC)	@aa		Operation		Con	ditic	n Co	ode	_	Normal	Advanced
		õ	XX#	R	0	0	0	8	0	0	Ι		Т	н	Ν	z	v	с	Ñ	Ad
TRAPA	TRAPA #x:2	-									2	$PC \rightarrow @-SP$ $CCR \rightarrow @-SP$ $ \rightarrow PC$	1	_	_	-	-	-	14	16
RTE	RTE	-										$CCR \leftarrow @SP+$ $PC \leftarrow @SP+$	\$	\$	\$	\$	\$	\$	1	0
SLEEP	SLEEP	-										Transition to power- down state	-	—	—	—	-	-	2	2
LDC	LDC #xx:8, CCR	В	2									$#xx:8 \rightarrow CCR$	$\updownarrow$	$\updownarrow$	\$	\$	\$	\$	2	2
	LDC Rs, CCR	В		2								$Rs8 \rightarrow CCR$	\$	$\updownarrow$	\$	\$	\$	\$	2	2
	LDC @ERs, CCR	W			4							$@ERs \rightarrow CCR$	\$	$\updownarrow$	\$	\$	\$	\$	6	6
	LDC @(d:16, ERs), CCR	W				6						@(d:16, ERs) → CCR	\$	$\updownarrow$	\$	\$	\$	\$	8	3
	LDC @(d:24, ERs), CCR	W				10						@(d:24, ERs) → CCR	\$	$\updownarrow$	\$	\$	\$	\$	1	2
	LDC @ERs+, CCR	W					4					@ERs $\rightarrow$ CCR ERs32+2 $\rightarrow$ ERs32	\$	\$	\$	\$	\$	\$	8	3
	LDC @aa:16, CCR	W						6				@aa:16 $\rightarrow$ CCR	$\uparrow$	$\updownarrow$	$\updownarrow$	\$	\$	\$	8	3
	LDC @aa:24, CCR	W						8				@aa:24 $\rightarrow$ CCR	\$	\$	\$	\$	\$	\$	1	0
STC	STC CCR, Rd	В		2								$CCR \rightarrow Rd8$	-	—	—	—	—	—	2	2
	STC CCR, @ERd	W			4							$CCR \rightarrow @ERd$	-	—	—	—	—	—	6	6
	STC CCR, @(d:16, ERd)	W				6						$CCR \rightarrow @(d:16, ERd)$	-	—	—	—	—	—	8	3
	STC CCR, @(d:24, ERd)	W				10						$CCR \rightarrow @(d:24, ERd)$	-	—	—	—	—	-	1	2
	STC CCR, @-ERd	w					4					$\begin{array}{l} ERd32-2 \rightarrow ERd32 \\ CCR \rightarrow @ ERd \end{array}$	_	—	—	—	—	-	8	3
	STC CCR, @aa:16	W						6				$CCR \rightarrow @aa:16$	-	—	—	—	—	—	8	3
	STC CCR, @aa:24	W						8				$CCR \rightarrow @aa:24$	-	—	—	—	—	—	1	0
ANDC	ANDC #xx:8, CCR	В	2									$CCR_{\wedge}\#xx:8 \rightarrow CCR$	\$	$\uparrow$	\$	\$	\$	\$	2	2
ORC	ORC #xx:8, CCR	В	2									$CCR \lor \#xx:8 \rightarrow CCR$	\$	$\uparrow$	\$	\$	\$	\$	2	2
XORC	XORC #xx:8, CCR	В	2									$CCR \oplus \#xx:8 \rightarrow CCR$	\$	$\updownarrow$	\$	\$	\$	\$	2	2
NOP	NOP	-									2	$PC \leftarrow PC+2$	-	-	—	-	-	-	2	2

#### 8. Block Transfer Instructions

					ddr ruc					nd /tes	)								No. Stat	
	Mnemonic	Operand Size	~		@ERn	@(d, ERn)	@-ERn/@ERn+	@ aa	@(d, PC)	@ aa		Operation		Con	ditic	on Co	ode		Normal	Advanced
		ő	XX#	Rn	0	0	ġ	0	0	0	Ι		T	н	N	z	۷	С	۷	PA
EEPMOV	EEPMOV. B										4	$\begin{array}{l} \text{if } \text{R4L} \neq 0 \text{ then} \\ \text{repeat}  @\text{R5} \rightarrow @\text{R6} \\ & \text{R5+1} \rightarrow \text{R5} \\ & \text{R6+1} \rightarrow \text{R6} \\ & \text{R4L-1} \rightarrow \text{R4L} \\ \text{until} \qquad \text{R4L=0} \\ \text{else next} \end{array}$							8+ 4n <sup>*2</sup>	
	EEPMOV. W										4	$\begin{array}{l} \text{if } \text{R4} \neq 0 \text{ then} \\ \text{repeat}  @\text{R5} \rightarrow @\text{R6} \\ &\text{R5+1} \rightarrow \text{R5} \\ &\text{R6+1} \rightarrow \text{R6} \\ &\text{R4-1} \rightarrow \text{R4} \\ \text{until} \qquad \text{R4=0} \\ \text{else next} \end{array}$	-		_	-			8+ 4n <sup>*2</sup>	

- Notes: 1. The number of states in cases where the instruction code and its operands are located in on-chip memory is shown here. For other cases see Appendix A.3, Number of Execution States.
  - 2. n is the value set in register R4L or R4.
    - (1) Set to 1 when a carry or borrow occurs at bit 11; otherwise cleared to 0.
    - (2) Set to 1 when a carry or borrow occurs at bit 27; otherwise cleared to 0.
    - (3) Retains its previous value when the result is zero; otherwise cleared to 0.

RENESAS

- (4) Set to 1 when the adjustment produces a carry; otherwise retains its previous value.
- (5) The number of states required for execution of an instruction that transfers data in synchronization with the E clock is variable.
- (6) Set to 1 when the divisor is negative; otherwise cleared to 0.
- (7) Set to 1 when the divisor is zero; otherwise cleared to 0.
- (8) Set to 1 when the quotient is negative; otherwise cleared to 0.

Rev. 4.00, 03/04, page 349 of 400

Table A.2	Operation	Code Map	(1)

A.2

**Operation Code Map** 

	Ľ	Table A-2 (2)	Table A-2 (2)			BLE											
	ш	ADDX	SUBX			BGT	JSR		Table A-2 (3)								
	۵	MOV	CMP			BLT			Table (3								
BH is 0 BH is 1	U	W				BGE	BSR	MOV									
t bit of ] t bit of ]	в	Table A-2 Table A-2 (2) (2)	Table A-2 Table A-2 (2) (2)			BMI		W	EEPMOV								
<ul> <li>Instruction when most significant bit of BH is 0.</li> <li>Instruction when most significant bit of BH is 1.</li> </ul>	A	Table A-2 (2)	Table A-2 (2)			BPL	JMP		Table A-2 Table A-2 EEPMOV (2) (2)								
nost sig nost sig	თ	0	в			BVS			Table A-2 (2)								
when r when r	8	ADD	SUB			BVC	Table A-2 (2)		MOV								
ruction	7	LDC	Table A-2 (2)		MOV.B	BEQ	TRAPA	BST BIST	BLD	ADD	ADDX	CMP	SUBX	OR	XOR	AND	MOV
— Inst ]▲- Inst	9	ANDC	AND.B			BNE	RTE	AND	BAND BIAND								
	ى س	XORC	XOR.B			BCS	BSR	XOR	BXOR BIXOR								
byte BL	4	ORC	OR.B			BCC	RTS	OR	BOR BIOR								
2nd byte BH BL	ĸ	LDC	Table A-2 (2)			BLS	DIVXU		BISI								
1st byte AH AL	5	STC	Table A-2 (2)			BHI	MULXU	1	BCLR								
	-	Table A-2 (2)	Table A-2         Table A-2         Table A-2         Table A-2         Table A-2         (2) <t< td=""><td></td><td></td><td>BRN</td><td>DIVXU</td><td></td><td>BNOI</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>			BRN	DIVXU		BNOI								
Instruction code:	0	NOP	Table A-2 (2)			BRA	МИГХИ		BSEI								
Instruct	AH	0	۲	5	e	4	2	9	7	8	6	A	В	U	D	ш	ш

Rev. 4.00, 03/04, page 350 of 400



Table A-2 (3) EXTS DEC BLE NO ш BGT ш Table A-2 Table A-2 (3) (3) EXTS DEC BLT S BGE O ADD MOV SUB CMP SHAR ROTL ROTR SHAL NEG BMI ш ВРL ∢ BVS ი ADDS SHAR ROTR SHAL ROTL NEG SUB SLEEP BVC œ EXTU DEC BEQ NC  $\sim$ BNE AND AND 9 EXTU XOR XOR DEC BCS NO S LDC/STC BCC ОВ Ю 4 ROTXR SHLR ROTXL SHLL SUB SUB NOT BLS с CMP CMP BHI N ADD BRN ADD -ROTXR SHLR ROTXL SHLL NOT ADDS SUBS MOV DAA DEC DAS BRA MOV MOV NO 0 ВН AH AL 6 AO В ₽ ₽ ۴ ۲A Ч 10 ÷ 42 13 17 58 79

RENESAS

#### Table A.2 Operation Code Map (2)

BL 2nd byte

BH

AH AL 1st byte

Instruction code:

Rev. 4.00, 03/04, page 351 of 400




Table A.2

Rev. 4.00, 03/04, page 352 of 400

#### A.3 Number of Execution States

The status of execution for each instruction of the H8/300H CPU and the method of calculating the number of states required for instruction execution are shown below. Table A.4 shows the number of cycles of each type occurring in each instruction, such as instruction fetch and data read/write. Table A.3 shows the number of states required for each cycle. The total number of states required for execution of an instruction can be calculated by the following expression:

Execution states =  $I \times S_{I} + J \times S_{J} + K \times S_{K} + L \times S_{L} + M \times S_{M} + N \times S_{N}$ 

Examples: When instruction is fetched from on-chip ROM, and an on-chip RAM is accessed.

BSET #0, @FF00

From table A.4: I = L = 2, J = K = M = N = 0

From table A.3:

 $S_{I} = 2$ ,  $S_{L} = 2$ 

Number of states required for execution =  $2 \times 2 + 2 \times 2 = 8$ 

When instruction is fetched from on-chip ROM, branch address is read from on-chip ROM, and on-chip RAM is used for stack area.

RENESAS

JSR @@ 30

From table A.4: I = 2, J = K = 1, L = M = N = 0

From table A.3:

 $S_{I} = S_{J} = S_{K} = 2$ 

Number of states required for execution =  $2 \times 2 + 1 \times 2 + 1 \times 2 = 8$ 

Rev. 4.00, 03/04, page 353 of 400

#### Table A.3 Number of Cycles in Each Instruction

Execution Status		Ad	ccess Location
(Instruction Cycle)		On-Chip Memory	On-Chip Peripheral Module
Instruction fetch	S,	2	
Branch address read	S	-	
Stack operation	S <sub>K</sub>	-	
Byte data access	$S_{L}$	-	2 or 3*
Word data access	S <sub>M</sub>	-	2 or 3*
Internal operation	S <sub>N</sub>		1

Note: \* Depends on which on-chip peripheral module is accessed. See section 20.1, Register Addresses (Address Order).



		Instruction Fetch	Branch Addr. Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	к	L	М	Ν
ADD	ADD.B #xx:8, Rd	1					
	ADD.B Rs, Rd	1					
	ADD.W #xx:16, Rd	2					
	ADD.W Rs, Rd	1					
	ADD.L #xx:32, ERd	3					
	ADD.L ERs, ERd	1					
ADDS	ADDS #1/2/4, ERd	1					
ADDX	ADDX #xx:8, Rd	1					
	ADDX Rs, Rd	1					
AND	AND.B #xx:8, Rd	1					
	AND.B Rs, Rd	1					
	AND.W #xx:16, Rd	2					
	AND.W Rs, Rd	1					
	AND.L #xx:32, ERd	3					
	AND.L ERs, ERd	2					
ANDC	ANDC #xx:8, CCR	1					
BAND	BAND #xx:3, Rd	1					
	BAND #xx:3, @ERd	2			1		
	BAND #xx:3, @aa:8	2			1		
Bcc	BRA d:8 (BT d:8)	2					
	BRN d:8 (BF d:8)	2					
	BHI d:8	2					
	BLS d:8	2					
	BCC d:8 (BHS d:8)	2					
	BCS d:8 (BLO d:8)	2					
	BNE d:8	2					
	BEQ d:8	2					
	BVC d:8	2					
	BVS d:8	2					
	BPL d:8	2					
	BMI d:8	2					
	BGE d:8	2					

## Table A.4Number of Cycles in Each Instruction

Instruction	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
Bcc	BLT d:8	2	J	ĸ	L	141	N
Dec	BGT d:8	2					
	BLE d:8	2					
	BRA d:16(BT d:16)	2					2
	BRN d:16(BF d:16)	2					2
	BHI d:16	2					2
	BLS d:16	2					2
		2					2
	BCC d:16(BHS d:16)						2
	BCS d:16(BLO d:16)	2					
	BNE d:16	2					2
	BEQ d:16						
	BVC d:16	2					2
	BVS d:16	2					2
	BPL d:16	2					2
	BMI d:16	2					2
	BGE d:16	2					2
	BLT d:16	2					2
	BGT d:16	2					2
	BLE d:16	2					2
BCLR	BCLR #xx:3, Rd	1					
	BCLR #xx:3, @ERd	2			2		
	BCLR #xx:3, @aa:8	2			2		
	BCLR Rn, Rd	1					
	BCLR Rn, @ERd	2			2		
	BCLR Rn, @aa:8	2			2		
BIAND	BIAND #xx:3, Rd	1					
	BIAND #xx:3, @ERd	2			1		
	BIAND #xx:3, @aa:8	2			1		
BILD	BILD #xx:3, Rd	1					
	BILD #xx:3, @ERd	2			1		
	BILD #xx:3, @aa:8	2			1		

		Instruction Fetch	Branch Addr. Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	I	J	К	L	М	Ν
BIOR	BIOR #xx:8, Rd	1					
	BIOR #xx:8, @ERd	2			1		
	BIOR #xx:8, @aa:8	2			1		
BIST	BIST #xx:3, Rd	1					
	BIST #xx:3, @ERd	2			2		
	BIST #xx:3, @aa:8	2			2		
BIXOR	BIXOR #xx:3, Rd	1					
	BIXOR #xx:3, @ERd	2			1		
	BIXOR #xx:3, @aa:8	2			1		
BLD	BLD #xx:3, Rd	1					
	BLD #xx:3, @ERd	2			1		
	BLD #xx:3, @aa:8	2			1		
BNOT	BNOT #xx:3, Rd	1					
	BNOT #xx:3, @ERd	2			2		
	BNOT #xx:3, @aa:8	2			2		
	BNOT Rn, Rd	1					
	BNOT Rn, @ERd	2			2		
	BNOT Rn, @aa:8	2			2		
BOR	BOR #xx:3, Rd	1					
	BOR #xx:3, @ERd	2			1		
	BOR #xx:3, @aa:8	2			1		
BSET	BSET #xx:3, Rd	1					
	BSET #xx:3, @ERd	2			2		
	BSET #xx:3, @aa:8	2			2		
	BSET Rn, Rd	1					
	BSET Rn, @ERd	2			2		
	BSET Rn, @aa:8	2			2		
BSR	BSR d:8	2		1			
	BSR d:16	2		1			2
BST	BST #xx:3, Rd	1					
	BST #xx:3, @ERd	2			2		
	BST #xx:3, @aa:8	2			2		

In	Maamaala	Instruction Fetch	Addr. Read		Byte Data Access	Word Data Access	Internal Operation
	Mnemonic	1	J	к	L	Μ	N
BTST	BTST #xx:3, Rd	1					
	BTST #xx:3, @ERd	2			1		
	BTST #xx:3, @aa:8	2			1		
	BTST Rn, Rd	1					
	BTST Rn, @ERd	2			1		
	BTST Rn, @aa:8	2			1		
BXOR	BXOR #xx:3, Rd	1					
	BXOR #xx:3, @ERd	2			1		
	BXOR #xx:3, @aa:8	2			1		
CMP	CMP.B #xx:8, Rd	1					
	CMP.B Rs, Rd	1					
	CMP.W #xx:16, Rd	2					
	CMP.W Rs, Rd	1					
	CMP.L #xx:32, ERd	3					
	CMP.L ERs, ERd	1					
DAA	DAA Rd	1					
DAS	DAS Rd	1					
DEC	DEC.B Rd	1					
	DEC.W #1/2, Rd	1					
	DEC.L #1/2, ERd	1					
DUVXS	DIVXS.B Rs, Rd	2					12
	DIVXS.W Rs, ERd	2					20
DIVXU	DIVXU.B Rs, Rd	1					12
	DIVXU.W Rs, ERd	1					20
EEPMOV	EEPMOV.B	2			2n+2*1		
	EEPMOV.W	2			2n+2*1		
EXTS	EXTS.W Rd	1					
	EXTS.L ERd	1					
EXTU	EXTU.W Rd	1					
	EXTUL ERd	1					

		Instruction Fetch	Addr. Read	-	Byte Data Access	Word Data Access	Internal Operation
	Mnemonic	I	J	к	L	Μ	N
INC	INC.B Rd	1					
	INC.W #1/2, Rd	1					
	INC.L #1/2, ERd	1					
JMP	JMP @ERn	2					
	JMP @aa:24	2					2
	JMP @@aa:8	2	1				2
JSR	JSR @ERn	2		1			
	JSR @aa:24	2		1			2
	JSR @@aa:8	2	1	1			
LDC	LDC #xx:8, CCR	1					
	LDC Rs, CCR	1					
	LDC@ERs, CCR	2				1	
	LDC@(d:16, ERs), CCR	3				1	
	LDC@(d:24,ERs), CCR	5				1	
	LDC@ERs+, CCR	2				1	2
	LDC@aa:16, CCR	3				1	
	LDC@aa:24, CCR	4				1	
MON	MOV.B #xx:8, Rd	1					
	MOV.B Rs, Rd	1					
	MOV.B @ERs, Rd	1			1		
	MOV.B @(d:16, ERs), Rd	2			1		
	MOV.B @(d:24, ERs), Rd	4			1		
	MOV.B @ERs+, Rd	1			1		2
	MOV.B @aa:8, Rd	1			1		
	MOV.B @aa:16, Rd	2			1		
	MOV.B @aa:24, Rd	3			1		
	MOV.B Rs, @Erd	1			1		
	MOV.B Rs, @(d:16, ERd)	2			1		
	MOV.B Rs, @(d:24, ERd)	4			1		
	MOV.B Rs, @-ERd	1			1		2
	MOV.B Rs, @aa:8	1			1		

		Instruction Fetch	Addr. Read	-	Byte Data Access	Word Data Access	Internal Operation
	Mnemonic	I	J	К	L	М	N
MOV	MOV.B Rs, @aa:16	2			1		
	MOV.B Rs, @aa:24	3			1		
	MOV.W #xx:16, Rd	2					
	MOV.W Rs, Rd	1					
	MOV.W @ERs, Rd	1				1	
	MOV.W @(d:16,ERs), Rd	2				1	
	MOV.W @(d:24,ERs), Rd	4				1	
	MOV.W @ERs+, Rd	1				1	2
	MOV.W @aa:16, Rd	2				1	
	MOV.W @aa:24, Rd	3				1	
	MOV.W Rs, @ERd	1				1	
	MOV.W Rs, @(d:16,ERd)	2				1	
	MOV.W Rs, @(d:24,ERd)	4				1	
MOV	MOV.W Rs, @-ERd	1				1	2
	MOV.W Rs, @aa:16	2				1	
	MOV.W Rs, @aa:24	3				1	
	MOV.L #xx:32, ERd	3					
	MOV.L ERs, ERd	1					
	MOV.L @ERs, ERd	2				2	
	MOV.L @(d:16,ERs), ERd	3				2	
	MOV.L @(d:24,ERs), ERd	5				2	
	MOV.L @ERs+, ERd	2				2	2
	MOV.L @aa:16, ERd	3				2	
	MOV.L @aa:24, ERd	4				2	
	MOV.L ERs,@ERd	2				2	
	MOV.L ERs, @(d:16,ERd)	3				2	
	MOV.L ERs, @(d:24,ERd)	5				2	
	MOV.L ERs, @-ERd	2				2	2
	MOV.L ERs, @aa:16	3				2	
	MOV.L ERs, @aa:24	4				2	
MOVFPE	MOVFPE @aa:16, Rd*2	2			1		
MOVTPE	MOVTPE Rs,@aa:16*2	2			1		

In stars of t	<b>M</b> arana ania	Instruction Fetch	Addr. Read	•	Byte Data Access	Word Data Access	Internal Operation
Instruction		1	J	К	L	М	N
MULXS	MULXS.B Rs, Rd	2					12
	MULXS.W Rs, ERd	2					20
MULXU	MULXU.B Rs, Rd	1					12
	MULXU.W Rs, ERd	1					20
NEG	NEG.B Rd	1					
	NEG.W Rd	1					
	NEG.L ERd	1					
NOP	NOP	1					
NOT	NOT.B Rd	1					
	NOT.W Rd	1					
	NOT.L ERd	1					
OR	OR.B #xx:8, Rd	1					
	OR.B Rs, Rd	1					
	OR.W #xx:16, Rd	2					
	OR.W Rs, Rd	1					
	OR.L #xx:32, ERd	3					
	OR.L ERs, ERd	2					
ORC	ORC #xx:8, CCR	1					
POP	POP.W Rn	1				1	2
	POP.L ERn	2				2	2
PUSH	PUSH.W Rn	1				1	2
	PUSH.L ERn	2				2	2
ROTL	ROTL.B Rd	1					
	ROTL.W Rd	1					
	ROTL.L ERd	1					
ROTR	ROTR.B Rd	1					
	ROTR.W Rd	1					
	ROTR.L ERd	1					
ROTXL	ROTXL.B Rd	1					
	ROTXL.W Rd	1					
	ROTXL.L ERd	1					

		Instruction Fetch	Addr. Read		Byte Data Access	Word Data Access	Internal Operation
Instruction	Mnemonic	1	J	К	L	М	Ν
ROTXR	ROTXR.B Rd	1					
	ROTXR.W Rd	1					
	ROTXR.L ERd	1					
RTE	RTE	2		2			2
RTS	RTS	2		1			2
SHAL	SHAL.B Rd	1					
	SHAL.W Rd	1					
	SHAL.L ERd	1					
SHAR	SHAR.B Rd	1					
	SHAR.W Rd	1					
	SHAR.L ERd	1					
SHLL	SHLL.B Rd	1					
	SHLL.W Rd	1					
	SHLL.L ERd	1					
SHLR	SHLR.B Rd	1					
	SHLR.W Rd	1					
	SHLR.L ERd	1					
SLEEP	SLEEP	1					
STC	STC CCR, Rd	1					
	STC CCR, @ERd	2				1	
	STC CCR, @(d:16,ERd)	3				1	
	STC CCR, @(d:24,ERd)	5				1	
	STC CCR,@-ERd	2				1	2
	STC CCR, @aa:16	3				1	
	STC CCR, @aa:24	4				1	
SUB	SUB.B Rs, Rd	1					
	SUB.W #xx:16, Rd	2					
	SUB.W Rs, Rd	1					
	SUB.L #xx:32, ERd	3					
	SUB.L ERs, ERd	1					
SUBS	SUBS #1/2/4, ERd	1					

Rev. 4.00, 03/04, page 362 of 400

Instruction	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
SUBX	SUBX #xx:8, Rd	1					
	SUBX. Rs, Rd	1					
TRAPA	TRAPA #xx:2	2	1	2			4
XOR	XOR.B #xx:8, Rd	1					
	XOR.B Rs, Rd	1					
	XOR.W #xx:16, Rd	2					
	XOR.W Rs, Rd	1					
	XOR.L #xx:32, ERd	3					
	XOR.L ERs, ERd	2					
XORC	XORC #xx:8, CCR	1					

Notes: 1. n: Specified value in R4L. The source and destination operands are accessed n+1 times respectively.

2. It can not be used in this LSI.



## A.4 Combinations of Instructions and Addressing Modes

Table A.5 C	ombinations (	of Instructions and	Addressing Modes
-------------	---------------	---------------------	------------------

		Addressing Mode												
Functions	Instructions	xx#	Rn	@ERn	@(d:16.ERn)	@(d:24.ERn)	@ERn+/@ERn	@ aa:8	@aa:16	@ aa:24	@(d:8.PC)	@(d:16.PC)	@ @aa:8	
Data	MOV	BWL	BWL	BWL	BWL	BWL	BWL	В	BWL	BWL	—	-	—	—
transfer	POP, PUSH	—	—	—	—	—	—	—	—	—	_	_	—	WL
instructions	MOVFPE, MOVTPE	_	_	-	_	_	_	_	_	_	_	-	_	—
Arithmetic	ADD, CMP	BWL	BWL	_	_	_	_	_	_	_	_	_	_	_
operations	SUB	WL	BWL	_	_	_	_	_	_	_	_	_	_	_
	ADDX, SUBX	В	В	_	_	_	_	_	_	_	_	_	_	_
	ADDS, SUBS	_	L	—	_	—	_	_	—	—	_	—	_	—
	INC, DEC	—	BWL	-	—	—	—	—	—	—	_	-	—	_
	DAA, DAS	_	В	_	_	_	_	_	_	_	_	_	_	_
	MULXU, MULXS, DIVXU, DIVXS		BW	_		_				_		_		_
	NEG	_	BWL	_	_	_	_	_	_	_	_	_	_	_
	EXTU, EXTS	_	WL	-	_	_	_	_	—	—	_	-	_	_
Logical	AND, OR, XOR	_	BWL	-	_	_	_	_	—	—	_	-	_	_
operations	NOT	—	BWL	-	_	—	—	—	—	—	_	-	_	_
Shift operation	ons	_	BWL	—	—	—			—	—	_	—	_	_
Bit manipulat	tions	_	В	В	_	—		В	—	—	—	—	_	_
Branching	BCC, BSR	_	—	—	_	—			—	—	—	—	_	_
instructions	JMP, JSR	—	_	0	_		—	—	—	_	0	0	_	_
	RTS	—	_	-	_		—	—	—	0	_		0	_
System	TRAPA	—	_		_		—	—	—	_	_		_	0
control	RTE	—	_		_	_	—	_	—	_	_	-	_	0
instructions	SLEEP	—	—	—	—	—	—	—	—	—	—	—	—	$\bigcirc$
	LDC	В	В	W	W	W	W	—	W	W	—	—	—	$\bigcirc$
	STC	—	В	W	W	W	W	—	W	W	—	—	—	—
	ANDC, ORC, XORC	В	_	_		_				_		_		_
	NOP	_	_	_	_	_	_	_	_	_	_	_	_	0
Block data tra	ansfer instructions	_	_	_	_	_		_	_	_	_	_	_	BW



# Appendix B I/O Port Block Diagrams

## B.1 I/O Port Block Diagrams

 $\overline{\text{RES}}$  goes low in a reset, and  $\overline{\text{SBY}}$  goes low in a reset and in standby mode.





Figure B.1 Port 1 Block Diagram (P17)






Figure B.2 Port 1 Block Diagram (P16 to P14)






Figure B.3 Port 1 Block Diagram (P12, P11)






Figure B.4 Port 1 Block Diagram (P10)






Figure B.5 Port 2 Block Diagram (P22)






Figure B.6 Port 2 Block Diagram (P21)






Figure B.7 Port 2 Block Diagram (P20)






Figure B.8 Port 5 Block Diagram (P57, P56)\*

Note: \* This diagram is applied to the SCL and SDA pins in the H8/3694N.






Figure B.9 Port 5 Block Diagram (P55)






Figure B.10 Port 5 Block Diagram (P54 to P50)






Figure B.11 Port 7 Block Diagram (P76)






Figure B.12 Port 7 Block Diagram (P75)






Figure B.13 Port 7 Block Diagram (P74)






Figure B.14 Port 8 Block Diagram (P87 to P85)






Figure B.15 Port 8 Block Diagram (P84 to P81)






Figure B.16 Port 8 Block Diagram (P80)






Figure B.17 Port B Block Diagram (PB7 to PB0)

## **B.2** Port States in Each Operating State

Port	Reset	Sleep	Subsleep	Standby	Subactive	Active
P17 to P14, P12 to P10	High impedance	Retained	Retained	High impedance*1	Functioning	Functioning
P22 to P20	High impedance	Retained	Retained	High impedance	Functioning	Functioning
P57 to P50*2	High impedance	Retained	Retained	High impedance*1	Functioning	Functioning
P76 to P74	High impedance	Retained	Retained	High impedance	Functioning	Functioning
P87 to P80	High impedance	Retained	Retained	High impedance	Functioning	Functioning
PB7 to PB0	High impedance	High impedance	High impedance	High impedance	High impedance	High impedance

RENESAS

Notes: 1. High level output when the pull-up MOS is in on state.

2. The P55 to P50 pins are applied to the H8/3694N.

# Appendix C Product Code Lineup

Product C	lassification		Product Code	Model Marking	Package Code	
H8/3694	Flash memory	Standard	HD64F3694H	HD64F3694H	QFP-64 (FP-64A)	
	version	Standard product         HD64F3694H         HD64F3694FP         LQF           HD64F3694FP         HD64F3694FP         LQF           HD64F3694FX         HD64F3694FX         LQF           HD64F3694FY         HD64F3694FX         LQF           HD64F3694FT         HD64F3694FT         QFF           HD64F3694FT         HD64F3694FT         QFF           Product with POR & LVDC         HD64F3694GF         HD64F3694GFT         QFF           HD64F3694GFY         HD64F3694GFY         LQF         HD64F3694GFY         LQF           HD64F3694GFY         HD64F3694GFY         LQF         HD6433694FP         LQF           HD6433694FP         HD6433694(***)FY         LQF         HD6433694FP         LQF           HD6433694FY         HD6433694(***)FY         LQF         HD6433694FP         LQF           HD6433694FY         HD6433694G(***)FY         LQF         HD6433694GFY         HD6433694G(***)FY         LQF           HD6433694GFY	HD64F3694FP	LQFP-64 (FP-64E)		
			LQFP-48 (FP-48F)			
			HD64F3694FY	HD64F3694FY	LQFP-48 (FP-48B)	
			HD64F3694FT	HD64F3694FT	QFN-48(TNP-48)	
			HD64F3694GH	HD64F3694GH	QFP-64 (FP-64A)	
		POR & LVDC	HD64F3694GFP	HD64F3694GFP	LQFP-64 (FP-64E)	
			HD64F3694GFX	HD64F3694GFX	LQFP-48 (FP-48F)	
			HD64F3694GFY	HD64F3694GFY	LQFP-48 (FP-48B)	
			HD64F3694GFT	HD64F3694GFT	QFN-48(TNP-48)	
	Mask ROM version		HD6433694H	HD6433694(***)H	QFP-64 (FP-64A)	
	version	product	HD6433694FP	HD6433694(***)FP	LQFP-64 (FP-64E)	
			HD6433694FX	HD6433694(***)FX	LQFP-48 (FP-48F)	
			HD6433694FY	HD6433694(***)FY	LQFP-48 (FP-48B)	
			HD6433694FT	HD6433694(***)FT	QFN-48(TNP-48)	
			HD6433694GH	HD6433694G(***)H	QFP-64 (FP-64A)	
			HD6433694GFP	HD6433694G(***)FP	LQFP-64 (FP-64E)	
			HD6433694GFX	HD6433694G(***)FX	LQFP-48 (FP-48F)	
			HD6433694GFY	HD6433694G(***)FY	LQFP-48 (FP-48B)	
			HD6433694GFT	HD6433694G(***)FT	QFN-48(TNP-48)	
H8/3693	Mask ROM	Standard	HD6433693H	HD6433693(***)H	QFP-64 (FP-64A)	
	version	product	HD6433693FP	HD6433693(***)FP	LQFP-64 (FP-64E)	
			HD6433693FX	HD6433693(***)FX	LQFP-48 (FP-48F)	
			HD6433693FY	HD6433693(***)FY	LQFP-48 (FP-48B)	
			HD6433693FT	HD6433693(***)FT	QFN-48(TNP-48)	
			HD6433693GH	HD6433693G(***)H	QFP-64 (FP-64A)	
		POR & LVDC	HD6433693GFP	HD6433693G(***)FP	LQFP-64 (FP-64E)	
			HD6433693GFX	HD6433693G(***)FX	LQFP-48 (FP-48F)	
			HD6433693GFY	HD6433693G(***)FY	LQFP-48 (FP-48B)	
			HD6433693GFT	HD6433693G(***)FT	QFN-48(TNP-48)	

Product C	Classification		Product Code	Model Marking	Package Code
H8/3692	Mask ROM version	Standard	HD6433692H	HD6433692(***)H	QFP-64 (FP-64A)
		Product with POR & LVDC ersion Standard product Product with POR & LVDC	HD6433692FP	HD6433692(***)FP	LQFP-64 (FP-64E)
			HD6433692FX	HD6433692(***)FX	LQFP-48 (FP-48F)
			HD6433692FY	HD6433692(***)FY	LQFP-48 (FP-48B)
			HD6433692FT	HD6433692(***)FT	QFN-48(TNP-48)
			HD6433692GH	HD6433692G(***)H	QFP-64 (FP-64A)
		POR & LVDC	HD6433692GFP	HD6433692G(***)FP	LQFP-64 (FP-64E)
			HD6433692GFX	HD6433692G(***)FX	LQFP-48 (FP-48F)
			HD6433692GFY	HD6433692G(***)FY	LQFP-48 (FP-48B)
			HD6433692GFT	HD6433692G(***)FT	QFN-48(TNP-48)
H8/3691	Mask ROM version		HD6433691H	HD6433691(***)H	QFP-64 (FP-64A)
		product	HD6433691FP	HD6433691(***)FP	LQFP-64 (FP-64E)
			HD6433691FX	HD6433691(***)FX	LQFP-48 (FP-48F)
			HD6433691FY	HD6433691(***)FY	LQFP-48 (FP-48B)
			HD6433691FT	HD6433691(***)FT	QFN-48(TNP-48)
		Product with POR & LVDC	HD6433691GH	HD6433691G(***)H	QFP-64 (FP-64A)
			HD6433691GFP	HD6433691G(***)FP	LQFP-64 (FP-64E)
			HD6433691GFX	HD6433691G(***)FX	LQFP-48 (FP-48F)
			HD6433691GFY	HD6433691G(***)FY	LQFP-48 (FP-48B)
			HD6433691GFT	HD6433691G(***)FT	QFN-48(TNP-48)
H8/3690	Mask ROM version		HD6433690H	HD6433690(***)H	QFP-64 (FP-64A)
		product	HD6433690FP	HD6433690(***)FP	LQFP-64 (FP-64E)
			HD6433690FX	HD6433690(***)FX	LQFP-48 (FP-48F)
			HD6433690FY	HD6433690(***)FY	LQFP-48 (FP-48B)
			HD6433690FT	HD6433690(***)FT	QFN-48(TNP-48)
			HD6433690GH	HD6433690G(***)H	QFP-64 (FP-64A)
		POR & LVDC	HD6433690GFP	HD6433690G(***)FP	LQFP-64 (FP-64E)
			HD6433690GFX	HD6433690G(***)FX	LQFP-48 (FP-48F)
			HD6433690GFY	HD6433690G(***)FY	LQFP-48 (FP-48B)
			HD6433690GFT	HD6433690G(***)FT	QFN-48(TNP-48)

Product Classificat	ion		Product Code	Model Marking	Package Code
H8/3694N EEPROM stacked version		Product with POR & LVDC	HD64N3694GFP	HD64N3694GFP	LQFP-64 (FP-64E)
	Mask ROM version	-	HD6483694GFP	HD6483694G(***)FP	LQFP-64 (FP-64E)

### Legend

(\*\*\*): ROM code.

POR & LVDC: Power-on reset and low-voltage detection circuits.



## Appendix D Package Dimensions

The package dimensions that are shown in the Renesas Semiconductor Packages Data Book have priority.




Figure D.1 FP-64E Package Dimensions






Figure D.2 FP-64A Package Dimensions






Figure D.3 FP-48F Package Dimensions










Figure D.5 TNP-48 Package Dimensions



## Appendix E EEPROM Stacked-Structure Cross-Sectional View




Figure E.1 EEPROM Stacked-Structure Cross-Sectional View



Rev. 4.00, 03/04, page 390 of 400



# Main Revisions and Additions in this Edition

Item	Page	Rev	vision (See	Manual fo	r Details	5)	
All		EE	PROM lami	nated $\rightarrow$ El	EPROM :	stacked	
Preface	vi	dev	elopment a	ind debugg	ing, the f	ollowing restr	/3694 program ictions must be a also be used).
Section 1 Overview	2, 3	Not	te: F-ZTAT <sup>1</sup>	<sup>™</sup> is a trade	mark of F	Renesas Tech	nnology Corp.
1.1 Features		•	Compact p	ackage			
			Package	Code	Во	dy Size	Pin Pitch
			LQFP-64	FP-64E	E 10.0	0  imes 10.0 mm	0.5 mm
			LQFP-48	FP-48F	10.0	0  imes 10.0  mm	0.65 mm
			LQFP-48	FP-48E	3 7.0	imes 7.0 mm	0.5 mm
			QFN-48	TNP-48	3 7.0	imes 7.0 mm	0.5 mm
1.3 Pin Arrangement Figure 1.4 Pin Arrangement of H8/3694 Group of F-ZTAT <sup>™</sup> and Mask-ROM Versions (FP-48F, FP-48B, TNP- 48)	6	Ado	ded				
1.4 Pin Functions	8						
Table 1.1 Pin Functions			Туре	FP-48F, FP-48B, TNP-48	Functio	ons	
			Interrupt pins	25	input pi	askable interr in. Be sure to resistor.	
Section 3 Exception Handling	58		Item			States	Total
3.4.4 Interrupt Response Time			•	ne for comp		1 to 23	15 to 37
Table 3.2 Interrupt Wait States							
Section 8 RAM	101	Not		he E10T or <sup>-</sup> must not b		s used, area l sed.	H'F780 to

Item	Page	Revision (See M	Manual for Details)
Section 11 Timer V	140	°	
11.4.1 Timer V Operation		TMRIV(External	
Figure 11.8 Clear Timing by TMRIV Input		counter reset input pin ) TCNTV reset signal TCNTV	N-1 X N X H'00
Section 12 Timer W	157	TCNT performs t	s free-running or periodic counting operations.
12.4.1 Normal Operation			CNT is set as a free-running counter. When the RW is set to 1, TCNT starts incrementing the
Figure 12.2 Free-Running Counter Operation	157, 158	CST bit $\rightarrow$ CTS I	bit
Figure 12.3 Periodic Counter Operation			
12.6 Usage Notes 5.,	172	Added	
Figure 12.26 When Compare Match and Bit Manipulation Instruction to TCRW Occur at the Same Timing			
Section 13 Watchdog Timer	177	cycles. TCWD is	set signal is output for a period of 256 $\phi_{osc}$ clock i is a writable counter, and when a value is set in
13.3 Operation		TCWD, the coun	unt-up starts from that value.
Figure 13.2 Watchdog Timer Operation Example	177	256 $\phi_{osc}$ clock cy	cycles
Section 14 Serial	194		
Communication Interface3 (SCI3)			Operating Frequency $\phi$ (MHz)
14.3.8 Bit Rate Register		Bit Rate	20
(BRR)		(bit/s)	n N
Table 14.4 Examples of		2.5M	0 1
BRR Settings for Various Bit Rates (Clocked Synchronous Mode) (2)			
Section 15 I <sup>2</sup> C Bus Interface 2 (IIC2)	220	$ICEIR \to ICIER$	1
15.1 Features			
Figure 15.1 Block Diagram of I <sup>2</sup> C Bus Interface 2			

Item	Page	Revisio	on (See Manua	al for Details)					
15.3.1 I <sup>2</sup> C Bus Control Register 1 (ICCR1)	223	Bit	Bit Name	Description					
		3	CKS3	Transfer Clock Select 3 to 0					
		2	CKS2	These bits should be set according					
		1	CKS1	to the necessary transfer rate (see table 15.2) in master mode. In slave					
		0	CKS0	mode, these bits are used for					
				reservation of the setup time in transmit mode. The time is 10 t <sub>err</sub>					
				when CKS3 = 0 and 20 $t_{cyc}$ when CKS3 = 1.					
15.4.8 Example of Use	246	Supple	mentary explai	nation: When one byte is received, steps					
Figure 15.18 Sample Flowchart for Master				[2] to [6] are skipped after step [1], before jumping to step [7]. The step					
Receive Mode				[8] is dummy-read in ICDRR.					
Figure 15.20 Sample	248	Supple	mentary explar	nation: When one byte is received, steps					
Flowchart for Slave Receive Mode		[2] to [6] are skipped after step [1], before jumping to step [7]. The step							
				[8] is dummy-read in ICDRR.					
Section 17 EEPROM	271								
17.4.9 Read Operation		SCL							
Figure 17.5 Current Address Read Operation		SDA							
			Slave add	ress R/W ACK Read Data ACK Stop					
		cond	lition	conditon a write and 1 is for a read)					
Figure 17.6 Random	271		ACK: acknowledge	"					
Address Read Operation	271	SCL	√1 <u>√</u> 2 <u>√</u> 3 <u>√</u> 4 <u>√</u> 5 <u>√</u> 6						
		SDA							
			Slave address	R ACK Read Data ACK Stop condition					
Figure 17.7 Sequential Read Operation (when	272	SCL	∫1V2V3V4V5						
current address read is used)		SDA							
		(	Slave address R/W ACK Read Data ACK ···· Read Data ACK						
		col	Start ndition Legend: R/W: R/W code ACK: acknowle	Stop conditon 9 (0 is for a write and 1 is for a read) doe					
				*					

Rev. 4.00, 03/04, page 393 of 400

Item	Page	Revision (See M	anual for	Details)		
Section 18 Power-On Reset and Low-Voltage Detection Circuits (Optional)	279	$t_{_{PWON}}$ (ms) $\leq$ 90 $\times$ 0	C <sub>RES</sub> (μF)	+ 162/f <sub>osc</sub>	(MHz)	
18.3.1 Power-On Reset Circuit						
Section 20 List of Registers	294	Register				
20.3 Register States in			ubactive	Subslee	p Standby	Module
Each Operating Mode		FLMCR1 In	itialized	Initialized	Initialized	ROM
		FLMCR2 -	_	_	-	
		FLPWCR -	_	_	_	
		EBR1 In	itialized	Initialized	Initialized	-
		FENR -	_	_	_	
Section 21 Electrical Characteristics	300				Values	
21.2.2 DC Characteristics		Applica Item Pins	ble Test Condit	tion Min	Typ Max	Unit
Table 21.2 DC Characteristics (1)		Input high PB0 to F		4.0 to AV <sub>cc</sub>		<sub>c</sub> + 0.3 V
		vonage		3.3 to AV <sub>cc</sub>	× 0.8 — AV <sub>c</sub>	<sub>c</sub> + 0.3 V
		Input low PB0 to F voltage		4.0 to -0.3	— AV <sub>c</sub>	<sub>c</sub> ×0.3 V
		Vollago	AV <sub>cc</sub> =	3.3 to -0.3	— AV <sub>o</sub>	∝×0.2 V
			5.5 V			
21.2.6 Flash Memory	312					
Characteristics	0.2				Valu	es
Table 21.8 Flash Memory Characteristics		ltem	5	Symbol		Max
		Programming tim (per 128 bytes)*1			— 7	200
		Erase time (per b $*^{1}*^{3}*^{6}$	lock) t <sub>e</sub>	E -	— 100	1200

Rev. 4.00, 03/04, page 394 of 400

Table 21.12 DC			Applicable	Test		Value	s	
Characteristics (1)		Item	Pins	Min	Тур	Max	Unit	
		Input high voltage	PB0 to PB7	AV <sub>cc</sub> = 4.0 to 5.5 V	$AV_{cc} \times 0.7$	_	$AV_{cc} + 0.3$	V
				AV <sub>cc</sub> = 3.0 to 5.5 V	$AV_{cc} \times 0.8$	_	$AV_{cc} + 0.3$	V
		Input low voltage	PB0 to PB7	AV <sub>cc</sub> = 4.0 to 5.5 V	-0.3	—	$AV_{cc} \times 0.3$	V
				AV <sub>cc</sub> = 3.0 to 5.5 V	-0.3	_	$AV_{cc} \times 0.2$	V
21.3.2 DC Characteristics	322		$V_{cc} = 2.7$ V to 5.5 V, $V_{ss} = 0.0$ V, $T_a = -20^{\circ}$ C to +75°C, unless					
Table 21.12 DC Characteristics (2)		otherwise indicated.						
Appendix C Product Code Lineup	382, 383	Modified						
Appendix D Package Dimensions	388	Added						
Figure D.5 TNP-48 Package Dimensions								

Rev. 4.00, 03/04, page 396 of 400



# Index

A/D converter	. 251
Sample-and-hold circuit	. 258
Scan mode	. 257
Single mode	
Address break	
Addressing modes	32
Absolute address	
Immediate	34
Memory indirect	35
Program-counter relative	34
Register direct	33
Register indirect	33
Register indirect with displacement	33
Register indirect with post-increment	33
Register indirect with pre-decrement.	34
Clock pulse generators	67
Prescaler S	71
Prescaler W	71
Subclock generator	70
System clock generator	68
Condition field	
Condition-code register (CCR)	17
CPU	11
EEPROM	. 263
Acknowledge	. 267
Acknowledge polling	. 270
Byte write	
Current address read	. 270
EEPROM interface	. 266
Page write	. 269
Random address read	
Sequential read	. 272
Slave address reference register	
(ESAR)	
Slave addressing	. 267
Start condition	
Stop condition	
Effective address	36

Effective address extension	1
Exception handling	7
Reset exception handling54	4
Trap instruction	
-	
Flash memory	5
Boot mode90	0
Boot program90	0
Erase/erase-verify	6
Erasing units85	5
Error protection	9
Hardware protection	9
Power-down state	0
Program/program-verify94	4
Programmer mode	
Programming units	
Programming/erasing in user program	
mode	3
Software protection	
General registers	6
General registers	6
General registers	
-	3
I/O ports	3 5
I/O ports	3 5 3
I/O ports	3 5 3 9
I/O ports103I/O port block diagrams365I²C bus data format233I²C bus interface 2 (IIC2)219	3 5 3 9 3
I/O ports       103         I/O port block diagrams       365         I <sup>2</sup> C bus data format       233         I <sup>2</sup> C bus interface 2 (IIC2)       219         Acknowledge       233	3 5 3 9 3
I/O ports       103         I/O port block diagrams       365         I <sup>2</sup> C bus data format       233         I <sup>2</sup> C bus interface 2 (IIC2)       219         Acknowledge       233         Bit synchronous circuit       250	3 5 3 9 3 0 2
I/O ports103I/O port block diagrams365I²C bus data format233I²C bus interface 2 (IIC2)219Acknowledge233Bit synchronous circuit250Clock synchronous serial format242	3 5 3 9 3 0 2 4
I/O ports       103         I/O port block diagrams       365         I²C bus data format       233         I²C bus interface 2 (IIC2)       219         Acknowledge       233         Bit synchronous circuit       250         Clock synchronous serial format       242         Noise canceler       244	3 5 3 9 3 0 2 4 3
I/O ports103I/O port block diagrams363I²C bus data format233I²C bus interface 2 (IIC2)219Acknowledge233Bit synchronous circuit250Clock synchronous serial format242Noise canceler244Slave address233	3 5 3 9 3 0 2 4 3 3
I/O ports       103         I/O port block diagrams       365         I²C bus data format       233         I²C bus interface 2 (IIC2)       219         Acknowledge       233         Bit synchronous circuit       250         Clock synchronous serial format       242         Noise canceler       244         Slave address       233         Start condition       233	3 5 3 9 3 0 2 4 3 3 4
I/O ports       103         I/O port block diagrams       365         I <sup>2</sup> C bus data format       233         I <sup>2</sup> C bus interface 2 (IIC2)       219         Acknowledge       233         Bit synchronous circuit       250         Clock synchronous serial format       242         Noise canceler       244         Slave address       233         Start condition       233         Stop condition       234	3 5 3 9 3 0 2 4 3 3 4 3
I/O ports103I/O port block diagrams365I²C bus data format233I²C bus interface 2 (IIC2)219Acknowledge233Bit synchronous circuit250Clock synchronous serial format242Noise canceler244Slave address233Start condition233Stop condition234Transfer rate223	3539302433432
I/O ports103I/O port block diagrams363I²C bus data format233I²C bus interface 2 (IIC2)219Acknowledge233Bit synchronous circuit250Clock synchronous serial format244Noise canceler244Slave address233Start condition233Stop condition234Transfer rate222Instruction set224	35393024334324
I/O ports       102         I/O port block diagrams       365         I²C bus data format       233         I²C bus interface 2 (IIC2)       219         Acknowledge       233         Bit synchronous circuit       250         Clock synchronous serial format       242         Noise canceler       244         Slave address       233         Start condition       233         Stop condition       233         Stop condition       234         Transfer rate       223         Arithmetic operations instructions       244	353930243343247
I/O ports103I/O port block diagrams363I²C bus data format233I²C bus interface 2 (IIC2)219Acknowledge233Bit synchronous circuit250Clock synchronous serial format244Noise canceler244Slave address233Start condition233Stop condition234Transfer rate222Instruction set224Bit Manipulation instructions244Block data transfer instructions244Stop condition234Stop condition234Transfer rate225Instruction set225Bit Manipulation instructions244Stop condition234Stop condition234Transfer rate225Arithmetic operations instructions245Bit Manipulation instructions245Block data transfer instructions245Branch instructions245	35393024334324719
I/O ports103I/O port block diagrams363I²C bus data format233I²C bus interface 2 (IIC2)219Acknowledge233Bit synchronous circuit250Clock synchronous serial format242Noise canceler244Slave address233Start condition233Stop condition234Transfer rate223Instruction set224Arithmetic operations instructions244Block data transfer instructions244	35393024334324719

Rev. 4.00, 03/04, page 397 of 400



Logic operations instructions	
Shift instructions	
System control instructions	30
Internal power supply step-down	
circuit	283
Interrupt	
Internal interrupts	56
Interrupt response time	58
IRQ3 to IRQ0 interrupts	55
NMI interrupt	55
WKP5 to WKP0 interrupts	55
Interrupt mask bit (I)	17

Stacked-structure cross sectional view	
of H8/3694N	389
Large current ports	2
Low-voltage detection circuit	. 275
LVDI	281
LVDI (interrupt by low voltage detect)	
circuit	281
LVDR	280
LVDR (reset by low voltage detect) circ	uit
	280

Memory map	12
Module standby function	83

On-board programming modes	. 90
Operation field	31

Package	3
Package dimensions	385
Pin arrangement	5
Power-down modes	73
Sleep mode	80
Standby mode	81
Subactive mode	82
Subsleep mode	81
Power-on reset	275
Power-on reset circuit	279
Product code lineup	382
Program counter (PC)	17

Register	
ABRKCR	62, 288, 291, 295
ABRKSR	
ADCR	
ADCSR	
ADDRA	
ADDRB	
ADDRC	
ADDRD	
BARH	
BARL	
BDRH	
BDRL	
BRR	
EBR1	
EKR	
FENR	
FLMCR1	
FLMCR2	
FLPWCR	
GRA	
GRB	
GRC	
GRD	
ICCR1	
ICCR2	
ICDRR ICDRS	
ICDRT	
ICIER	
ICMR	
ICSR	
IEGR1	
IEGR2	
IENR1	
IRR1	
IWPR	
LVDCR	
LVDSR	
MSTCR1	
PCR1	
PCR2	
PCR5	113, 289, 292, 296



PCR7 117, 289, 292,	296
PCR8 119, 289, 292,	296
PDR1 105, 288, 292,	295
PDR2 109, 288, 292,	295
PDR5 113, 288, 292,	
PDR7 117, 288, 292,	
PDR8 120, 288, 292,	295
PDRB 123, 288, 292,	
PMR1 104, 288, 292,	
PMR5112, 288, 292,	295
PUCR1 106, 288, 292,	295
PUCR5114, 288, 292,	295
RDR 182, 287, 291,	295
RSR	182
SAR	294
SCR3 184, 287, 291,	295
SMR 183, 287, 291,	295
SSR 186, 287, 291,	295
SYSCR1	296
SYSCR2	296
TCA 128, 287, 291,	295
TCNT 156, 286, 290,	294
TCNTV 133, 287, 291,	294
TCORA 133, 287, 291,	294
TCORB 133, 287, 291,	294
TCRV0 134, 287, 291,	294
TCRV1 137, 287, 291,	294
TCRW 150, 286, 290,	294
TCSRV 136, 287, 291,	294
TCSRWD 174, 288, 291,	295
TCWD 175, 288, 291,	295
TDR 182, 287, 291,	295

TIERW	151, 286, 290, 294
TIOR0	153, 286, 290, 294
TIOR1	155, 286, 290, 294
ТМА	127, 287, 291, 295
TMRW	149, 286, 290, 294
TMWD	176, 288, 291, 295
TSR	
TSRW	152, 286, 290, 294
Register field	

Serial communication interface 3	
(SCI3)1	79
Asynchronous mode1	95
Bit rate	88
Break2	17
Clocked synchronous mode2	:03
Framing error1	99
Mark state2	
Multiprocessor communication	
function	10
Overrun error1	99
Parity error1	99
Stack pointer (SP)	
Timer A	25
Timer V1	
Timer W 1	
Vector address	47
Watchdog timer	73

Rev. 4.00, 03/04, page 400 of 400



## Renesas 16-Bit Single-Chip Microcomputer Hardware Manual H8/3694 Group

1st Edition, Jul, 2001
Rev.4.00, Mar 18, 2004
Sales Strategic Planning Div.
Renesas Technology Corp.
Technical Documentation & Information Department
Renesas Kodaira Semiconductor Co., Ltd.

### Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan



### **RENESAS SALES OFFICES**

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited. Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tei - x86- (21) 6472-1001, Fax: <865 (21) 6415-2952

Renesas Technology Singapore Pte. Ltd. 1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65-6213-0200, Fax: <65-6278-8001

http://www.renesas.com

# H8/3694 Group Hardware Manual





Renesas Technology Corp. 2-6-2, Ote-machi, Chiyoda-ku, Tokyo, 100-0004, Japan