Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics atta abooks, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU ROHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp.

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: http://www.renesas.com

Renesas Technology Corp. Customer Support Dept. April 1, 2003





The revision list can be viewed directly by clicking the title page.

The revision list summarizes the locations of revisions and additions. Details should always be checked by referring to the relevant text.

H8/3724 Group, H8/3754 Group

Hardware Manual

Renesas 8-Bit Single-Chip Microcomputer H8 Family/H8/300L Series

Renesas Electronics

Rev.3.00 1994.12

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any thirdparty's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



Preface

The H8/300L Series is a single-chip microcomputer built around the high-speed H8/300L CPU, and equipped with peripheral system functions on chip. The H8/300L CPU has an instruction set compatible with the H8/300 CPU, and is ideal for application to realtime control.

The H8/3724 and H8/3754 Series microcomputers are provided with a wide range of peripheral system functions on chip, including a VFD controller/driver five timers, a 14-bit PWM, a two-channel serial communication interface, and an analog-to-digital converter. There are also high-voltage pins for direct VFD driving, making this chip especially suited to use as a microcontroller in an embedded system requiring a VFD display.

This manual describes the H8/3724 and H8/3754 Series hardware. Refer to the H8/300L Series Programming Manual for a detailed description of the instruction set.



Rev. 3.00, 12/94, page iv of xiv



Revised Sections and Contents

Page	Section	Revision Contents
All	_	Description of H8/3753 and H8/3754 added
All	-	"Pull-down MOS" modified to "pull-down resistor"
1 to 4	Overview	Description of H8/3753 and H8/3754 added
18 to 20	Address Space	Description of H8/3753 and H8/3754 added
54	Notes on Data Access	Figure modified
55	Notes on Bit Manipulation	Description modified
91	ROM overview	Description of H8/3753 and H8/3754 added
92	Socket Adapter Pin Arrangement and Memory Map	Description of H8/3753 and H8/3754 added
105	RAM overview	Description of H8/3753 and H8/3754 added
112	Notes on Oscillators	Section added
185	14-Bit PWM overview	Description modified
212	Bit 5 Chip select output select (CS)	Description modified
218	Application Notes	Description added
332	List of Mask Options	Description modified including H8/3753 and H8/3754 addition
333	Rise Time/Fall Time of High-Voltage Pins	Description modified



Rev. 3.00, 12/94, page vi of xiv



Contents

Secti	on 1	Overview	1
1.1	Overv	iew	1
1.2 Internal Block Diagram		al Block Diagram	5
1.3 Pin An		rangement and Functions	6
	1.3.1	Pin Arrangement	6
	1.3.2	Pin Functions	8
Section 2 CPU		CPU	17
2.1	Overv	iew	17
	2.1.1	Features	17
	2.1.2	Address Space	18
	2.1.3	Register Configuration	21
2.2	Regist	er Descriptions	22
	2.2.1	General Registers	22
	2.2.2	Control Registers	22
	2.2.3	Initial Register Values	24
2.3	Data F	Formats	24
	2.3.1	Data Formats in General Registers	25
	2.3.2	Memory Data Formats	26
2.4	Addre	ssing Modes	27
	2.4.1	Addressing Modes	27
	2.4.2	Effective Address Calculation	29
2.5	Instruc	ction Set	33
	2.5.1	Data Transfer Instructions	35
	2.5.2	Arithmetic Operations	37
	2.5.3	Logic Operations	38
	2.5.4	Shift Operations	38
	2.5.5	Bit Manipulations	40
	2.5.6	Branching Instructions	44
	2.5.7	System Control Instructions	46
	2.5.8	Block Data Transfer Instruction	47
2.6	CPU S	States	49
	2.6.1	Overview	49
	2.6.2	Program Execution State	50
	2.6.3	Program Halt State	50
	2.6.4	Exception-Handling States	50
2.7	Basic	Operation Timing	51
	2.7.1	Access to On-Chip Memory (RAM, ROM)	
	2.7.2	Access to On-Chip Peripheral Modules	
		· ·	

2.8	Applic	cation Notes	53
	2.8.1	Notes on Data Access	53
	2.8.2	Notes on Bit Manipulation	55
Sect	ion 3	System Control	59
3.1	Overv	iew	59
3.2	Excep	tion Handling	59
	3.2.1	Reset	59
	3.2.2	Interrupts	60
	3.2.3	Interrupt Control Registers	62
	3.2.4	External Interrupts	70
	3.2.5	Internal Interrupts	71
	3.2.6	Operations When an Interrupt is Raised	71
	3.2.7	Return from an Interrupt	76
	3.2.8	Interrupt Response Time	76
	3.2.9	Valid Interrupts in Each Mode	77
	3.2.10	Notes on Stack Area Use	78
3.3	Syster	n Modes	79
	3.3.1	Active Mode	80
	3.3.2	Low-Power Operation Mode	80
	3.3.3	Application Notes	86
3.4	Syster	n Control Registers	87
	3.4.1	System Control Register 1 (SYSCR1)	87
	3.4.2	System Control Register 2 (SYSCR2)	89
Sect	ion 4	ROM	91
4.1	Overv	iew	
	4.1.1	Block Diagram	
4.2	PROM Mode		
	4.2.1	Setting to PROM Mode	
	4.2.2	Socket Adapter Pin Arrangement and Memory Map	
4.3	H8/37	24ZTAT Programming	
	4.3.1	Writing and Verifying	
	4.3.2	Precautions When Writing	
4.4	H8/37	26ZTAT Programming	
	4.4.1	Writing and Verifying	
	4.4.2	Precautions When Writing	
4.5	Reliab	vility of Written Data	



Sectio	on 5	RAM	105
5.1	Overvi	ew	105
	5.1.1	Block Diagram	105
	5.1.2	Display RAM Area	106
Sectio	on 6	Clock Pulse Generators	107
6.1	Overvi	ew	107
	6.1.1	Block Diagram	107
6.2	System	1 Clock Generator	108
6.3	Subclo	ck Generator	111
6.4	Note o	n Oscillators	112
Sectio	on 7	I/O Ports	113
7.1	Overvi	ew	113
	7.1.1	Port Types and Mask Options	115
	7.1.2	Pull-Up MOS	
	7.1.3	Pull-Down Resistor	118
7.2	Port 0		119
	7.2.1	Overview	119
	7.2.2	Register Configuration and Description	119
	7.2.3	Pin Functions	
	7.2.4	Pin States	120
7.3	Port 1		121
	7.3.1	Overview	121
	7.3.2	Register Configuration and Description	121
	7.3.3	Pin Functions	126
	7.3.4	Pin States	127
7.4	Port 3		128
	7.4.1	Overview	128
	7.4.2	Register Configuration and Description	128
	7.4.3	Pin Functions	
	7.4.4	Pin States	129
7.5	Port 4		130
	7.5.1	Overview	130
	7.5.2	Register Configuration and Description	130
	7.5.3	Pin Functions	
	7.5.4	Pin States	131
7.6	Port 5		132
	7.6.1	Overview	132
	7.6.2	Register Configuration and Description	
	7.6.3	Pin Functions	

	7.6.4	Pin States	133
7.7	Port 6		134
	7.7.1	Overview	134
	7.7.2	Register Configuration and Description	134
	7.7.3	Pin Functions	135
	7.7.4	Pin States	135
7.8	Port 7		136
	7.8.1	Overview	136
	7.8.2	Register Configuration and Description	136
	7.8.3	Pin Functions	137
	7.8.4	Pin States	137
7.9	Port 8		138
	7.9.1	Overview	138
	7.9.2	Register Configuration and Description	138
	7.9.3	Pin Functions	
	7.9.4	Pin States	
7.10	Port 9		
		Overview	
		Register Configuration and Description	
		Pin Functions	
		Pin States	
7.11			
	7.11.1	Overview	148
	7.11.2	Register Configuration and Description	148
		Pin Functions	
		Pin States	
Sectio	on 8	Timers	151
8.1	Overvi	ew	
	8.1.1	Prescaler Operation	152
8.2	Timer	A	
	8.2.1	Overview	
	8.2.2	Register Descriptions	
	8.2.3	Timer Operation	
8.3	Timer		
	8.3.1	Overview	159
	8.3.2	Register Descriptions	
	8.3.3	Timer Operation	
8.4		C	
	8.4.1	Overview	
	8.4.2	Register Descriptions	



	8.4.3	Timer Operation	168
8.5	Timer	D	170
	8.5.1	Overview	170
	8.5.2	Register Descriptions	171
	8.5.3	Timer Operation	173
8.6	Timer	Е	174
	8.6.1	Overview	174
	8.6.2	Register Descriptions	176
	8.6.3	Timer Operation	180
8.7	Interru	pts	183
8.8	Applic	ation Notes	183
Sectio	on 9	14-Bit PWM	185
9.1	Overvi	ew	185
	9.1.1	Features	185
	9.1.2	Block Diagram	185
	9.1.3	Pin Configuration	186
	9.1.4	Register Configuration	186
9.2	Registe	er Descriptions	187
	9.2.1	PWM Control Register (PWCR)	187
	9.2.2	PWM Data Registers U and L (PWDRU, PWDRL)	188
9.3	Operat	ion	189
Sectio	on 10	SCI1	191
10.1	Overvi	ew	191
	10.1.1	Features	191
	10.1.2	Block Diagram	191
	10.1.3	Pin Configuration	192
	10.1.4	Register Configuration	192
10.2	Regist	er Descriptions	193
	10.2.1	Serial Mode Register 1 (SMR1)	193
	10.2.2	Serial Data Register U1 (SDRU1)	194
	10.2.3	Serial Data Register L1 (SDRL1)	195
	10.2.4	Serial Port Register 1 (SPR1)	195
	10.2.5	Port Mode Register 2 (PMR2)	196
	10.2.6	Port Mode Register 3 (PMR3)	197
10.3	Operat	ion	198
		Overview	
	10.3.2	Data Transfer Format	199
		Clock	
	10.3.4	Data Transmit/Receive	199

	10.3.5	SCI1 State Transitions	202
	10.3.6	Transfer Clock Error Detection	203
	10.3.7	Interrupts	204
Sectio	on 11	SCI2	205
11.1		ew	
		Features	
		Block Diagram	
		Pin Configuration	
		Register Configuration	
11.2		er Descriptions	
	-	Start Address Register (STAR)	
		End Address Register (EDAR)	
	11.2.3	Serial Control Register 2 (SCR2)	208
	11.2.4	Status Register (STSR)	209
	11.2.5	Port Mode Register 3 (PMR3)	211
11.3	Operat	ion	213
	11.3.1	Overview	213
	11.3.2	Clock	214
	11.3.3	Data Transfer Format	214
	11.3.4	Data Transmit/Receive	216
11.4	Interru	pts	218
11.5	Applic	ation Notes	218
Sectio	on 12	VFD Controller/Driver	219
12.1		ew	
		Features	
		Block Diagram	
		Pin Configuration	
		Register Configuration	
12.2		er Descriptions	
	-	VFD Digital Control Register (VFDR)	
		VFD Segment Control Register (VFSR)	
		Digit Beginning Register (DBR)	
12.3		ion	
	12.3.1	Overview	228
	12.3.2	Control Part	228
		RAM Bit Correspondence to Digits/Segments	
	12.3.4	Procedure for Starting Operation	230
12.4		pts	
12.5	Occurr	rence of Flicker when the VFD Register Is Rewritten	230



Sectio	on 13 A/D Converter	. 231
13.1	Overview	231
	13.1.1 Features	231
	13.1.2 Block Diagram	. 232
	13.1.3 Pin Configuration	. 233
	13.1.4 Register Configuration	. 233
13.2	Register Descriptions	. 234
	13.2.1 A/D Result Register (ADRR)	. 234
	13.2.2 A/D Mode Register (AMR)	. 234
	13.2.3 A/D Start Register (ADSR)	. 237
	13.2.4 Port Mode Register 0 (PMR0)	. 238
13.3	Operation	. 238
13.4	Interrupts	. 238
13.5	Typical Use	. 239
13.6	Application Notes	. 243
	on 14 Electrical Specifications	
14.1	Absolute Maximum Ratings	
14.2	HD6473724 and HD6473726 Electrical Characteristics	
	14.2.1 HD6473724 and HD6473726 DC Characteristics	. 246
	14.2.2 HD6473724 and HD6473726 AC Characteristics	. 252
	14.2.3 HD6473724 and HD6473726 A/D Converter Characteristics	. 255
14.3	HD6433723, HD6433724, HD6433725, HD6433726, HD6433753,	
	and HD6433754 Electrical Characteristics	. 256
	14.3.1 HD6433723, HD6433724, HD6433725, HD6433726, HD6433753,	
	and HD6433754 DC Characteristics	. 256
	14.3.2 HD6433723, HD6433724, HD6433725, HD6433726, HD6433753,	
	and HD6433754 AC Characteristics	. 262
	14.3.3 HD6433723, HD6433724, HD6433725, HD6433726, HD6433753,	
	and HD6433754 A/D Converter Characteristics	. 265
14.4	Operational Timing	. 266
14.5	Differences in Electrical Characteristics between Mask ROM and ZTAT TM Versions	. 269
Appe	ndix A CPU Instruction Set	
A.1	Instruction Set List	. 271
A.2	Operation Code Map	
A.3	Number of States Required for Execution	. 274
Appe	ndix B I/O Register Field	. 281
B.1	I/O Register Fields (1)	

B.2	I/O Register Fields (2)	284
Appe	ndix C I/O Port Block Diagrams	313
C.1	Port 0 Block Diagram	313
C.2	Port 1 Block Diagram	314
C.3	Port 3 Block Diagram	317
C.4	Port 4 Block Diagram	318
C.5	Port 5 Block Diagram	319
C.6	Port 6 Block Diagram	320
C.7	Port 7 Block Diagram	321
C.8	Port 8 Block Diagram	322
C.9	Port 9 Block Diagram	323
C.10	Port A Block Diagram	329
Appe	ndix D Port States in Each Processing State	330
Appe	ndix E List of Mask Options	332
Appe	ndix F Rise Time/Fall Time of High-Voltage Pins	333
Appe	ndix G External Dimensions	334



Section 1 Overview

1.1 Overview

The H8/300L Series is a single-chip microcomputer (MCU: microcomputer unit), built around the high-speed H8/300L CPU and equipped with peripheral system functions on chip.

The H8/3724 and H8/3754 Series are single-chip microcomputers in the H8/300L Series equipped with high-voltage pins. Their on-chip peripheral functions include a vacuum fluorescent display (VFD) controller/driver, timers, a 14-bit PWM (pulse width modulator), two serial communication interface channels, and an analog-to-digital converter. Together these functions make this chip ideally suited to use as a microcontroller in embedded systems requiring a VFD display.

The H8/3724 and H8/3754 Series come in the following memory configurations for various system scale needs.

24-kbyte ROM, 384-byte RAM
32-kbyte ROM, 512-byte RAM
40-kbyte ROM, 640-byte RAM
48-kbyte ROM, 1,024-byte RAM
24-kbyte ROM, 1,024-byte RAM
32-kbyte ROM, 1,024-byte RAM

In addition to masked ROM versions available for the H8/3724 Series, H8/3724 and H8/3726 are also available in ZTATTM versions which allow the user to freely program the on-chip PROM.

Table 1-1 summarizes the main features of the H8/3724 and H8/3754 Series.

Note: * ZTAT (zero turn around time) is a trademark of Hitachi, Ltd.



Table 1-1 Features

Item	Specification
CPU	Configured of general registers
	 General registers: Sixteen 8-bit registers (can be used as eight 16-bit registers)
	Operating speed
	Max. operating speed: 4.19 MHz
	• Add/subtract: 0.5 μ s (operating at ϕ = 4 MHz)
	• Multiply/divide: 3.5 μ s (operating at ϕ = 4 MHz)
	Can run on 32 kHz subclock
	Instruction set compatible with H8/300 CPU
	 Instruction length of 2 bytes or 4 bytes
	Basic arithmetic operations between registers
	 MOV instruction for data transfer between memory and registers
	Typical instructions
	 Multiply (8 bits × 8 bits)
	• Divide (16 bits ÷ 8 bits)
	Bit accumulator
	Register-indirect designation of bit position
Memory	H8/3723: 24-kbyte ROM, 384-byte RAM
	H8/3724: 32-kbyte ROM, 512-byte RAM
	H8/3724ZTAT: 32-kbyte EPROM, 512-byte RAM
	H8/3725: 40-kbyte ROM, 640-byte RAM
	H8/3726: 48-kbyte ROM, 1,024-byte RAM
	H8/3726ZTAT: 48-kbyte EPROM, 1,024-byte RAM
	H8/3753: 24-kbyte ROM, 1,024-byte RAM
	H8/3754: 32-kbyte ROM, 1,024-byte RAM
Timers	Timer A: 8-bit interval timer
	Timer A can be used as a count-up timer based on any of eight internal clock signals divided from the system clock (ϕ)* or four clock signals divided from the subclock (ϕ_{SUB})
	Timer B: 8-bit reload timer
	Timer B can be used as a count-up timer based on any of seven internal clock signals or event input from pin $P1_0/\overline{IRQ_0}$



Table 1-1 Features (cont)

Item	Specification
Timers	Timer C: 8-bit reload timer
	Timer C can be used as a count-up/count-down timer based on any of seven internal clock signals or event input from pin P1 ₁ / \overline{IRQ}_1
	Timer D: 8-bit event counter
	Timer D is for counting up input from pin P16/EVENT
	Timer E: 8-bit reload timer
	Timer E can be used as a count-up timer based on any of eight internal clock signals. Depending on the setting of pin $P1_5/IRQ_5/TMOE$, either a fixed frequency output or a duty 50% waveform output indicating timer E overflow is possible
	Note: * φ indicates a clock frequency that is divided in half from the original oscillator frequency
14-bit PWM	Pulse-division PWM designed for less ripple
	 Can be used as a 14-bit D/A converter by connecting to an external low- pass filter
VFD controller/driver	 Up to 28 segment pins and up to 16 digit pins (of which 8 are for both uses)
	Brightness adjustable in 8 steps (dimmer function)
	Digit and segment pins can be switched to use as high-voltage I/O pins
	Key scan interval can be enabled or disabled
	 Interrupt can be raised when key scan interval starts
Serial communica-	2-channel clock-synchronous SCI1 and SCI2
tion interface	Choice of 8-bit or 16-bit transfer data (SCI1)
	Automatic transfer of 32-byte data (SCI2)
	Overrun error detection possible
	Interrupt can be raised when transfer is complete
A/D converter	 Successive approximation using a resistance ladder
	Resolution: 8 bits
	8-channel analog input port
	• Conversion time: $31/\phi$ per channel or $62/\phi$
	Interrupt can be raised upon completion of A/D conversion



Table 1-1 Features (cont)

 High-voltage I/O High-voltage inputed standard-voltage Standard-voltage Standard-voltage Six external inter Ten internal inter Sleep mode Standby mode Watch mode Subactive mode 	ut pin: 1 e I/O pins: 24 e input pins: 9 rupt pins: IRQ ₅ to	IRQ ₀								
 Standard-voltage Standard-voltage Six external inter Ten internal inter Sleep mode Standby mode Watch mode Subactive mode 	I/O pins: 24 input pins: 9 rupt pins: $\overline{IRQ_5}$ to	IRQ ₀								
 Standard-voltage Six external inter Ten internal inter Sleep mode Standby mode Watch mode Subactive mode 	input pins: 9 rupt pins: $\overline{IRQ_5}$ to	IRQ ₀								
 Six external inter Ten internal inter Sleep mode Standby mode Watch mode Subactive mode 	rupt pins: $\overline{IRQ_5}$ to	IRQ ₀								
 Ten internal inter Sleep mode Standby mode Watch mode Subactive mode 		IRQ ₀								
Sleep modeStandby modeWatch modeSubactive mode	rupt sources									
Standby modeWatch modeSubactive mode										
Watch modeSubactive mode										
Subactive mode										
Product		Subactive mode								
	Code									
sk ROM Version	ZTAT [™] Version	Package	ROM/RAM Size							
HD6433723H — 80-pin QF (FP-80A)		80-pin QFP (FP-80A)	ROM: 24 kbytes RAM: 384 bytes							
06433723F	—	80-pin QFP (FP-80B)								
06433724H	HD6473724H	80-pin QFP (FP-80A)	ROM: 32 kbytes RAM: 512 bytes							
06433724F	HD6473724F	80-pin QFP (FP-80B)								
06433725H	_	80-pin QFP (FP-80A)	ROM: 40 kbytes RAM: 640 bytes							
06433725F	_	80-pin QFP (FP-80B)								
06433726H	HD6473726H	80-pin QFP (FP-80A)	ROM: 48 kbytes RAM: 1,024 bytes							
06433726F	HD6473726F	80-pin QFP (FP-80B)								
06433753H	_	80-pin QFP (FP-80A)	ROM: 24 kbytes RAM: 1,024 bytes							
06433753F	_	80-pin QFP (FP-80B)								
06433754H	_	80-pin QFP (FP-80A)	ROM: 32 kbytes RAM: 1,024 bytes							
06433754F	_	80-pin QFP (FP-80B)								
Other • Built-in pulse generators for system clock and sub										
	6433725H 6433725F 6433726H 6433726F 6433753H 6433753F 6433754H 6433754F	6433725H — 6433725F — 6433726H HD6473726H 6433726F HD6473726F 6433753H — 6433753F — 6433754H — 6433754F —	(FP-80B) 6433725H 80-pin QFP (FP-80A) 6433725F 80-pin QFP (FP-80B) 6433726H HD6473726H 80-pin QFP (FP-80A) 6433726F HD6473726F 80-pin QFP (FP-80A) 6433753H 80-pin QFP (FP-80B) 6433753F 80-pin QFP (FP-80A) 6433754H 80-pin QFP (FP-80B) 6433754H 80-pin QFP (FP-80A) 6433754F 80-pin QFP (FP-80A)							



1.2 Internal Block Diagram




Figure 1-1 is an internal block diagram of the H8/3724 and H8/3754 Series.

Figure 1-1 Internal Block Diagram

Rev. 3.00, 12/94, page 5 of 334

Renesas

1.3 Pin Arrangement and Functions

1.3.1 Pin Arrangement

The pin arrangements for the H8/3724 and H8/3754 Series are shown in figure 1-2 (FP-80A) and figure 1-3 (FP-80B).




Figure 1-2 Pin Arrangement (FP-80A: Top view)






Figure 1-3 Pin Arrangement (FP-80B: Top view)

1.3.2 Pin Functions

1. List of pin functions

Table 1-2 lists the pin functions of the LSI.

Table 1-2 List of Pin Functions

Pi	in No.		PROM Mode		
FP-80A	FP-80B	Name and Function	H8/3724	H8/3726	
79	1	P0 ₄ /AN ₄ (standard input port/analog input channel)	NC	NC	
80	2	P05/AN5 (standard input port/analog input channel)	NC	NC	
1	3	P06/AN6 (standard input port/analog input channel)	NC	NC	
2	4	P07/AN7 (standard input port/analog input channel)	NC	NC	
3	5	AV _{SS} (reference voltage for A/D converter)	V _{SS}	V _{SS}	
4	6	TEST (test pin)	V _{CC}	V _{CC}	
5	7	X ₂ (subclock oscillator connection)	NC	NC	
6	8	X ₁ (subclock oscillator connection)	V _{CC}	V _{CC}	
7	9	V _{SS} (ground)	V _{SS}	V _{SS}	
8	10	OSC ₁ (system clock oscillator connection)	V _{CC}	V _{CC}	
9	11	OSC ₂ (system clock oscillator connection)	NC	NC	
10	12	RES (reset input)	V _{PP}	V _{PP}	
11	13	$P1_0/\overline{IRQ_0}$ (standard I/O port/external interrupt or timer B event input)	NC	NC	
12	14	$P1_1/\overline{IRQ_1}$ (standard I/O port/external interrupt or timer C event input)	NC	NC	
13	15	P1 ₂ /IRQ ₂ (standard I/O port/external interrupt)	NC	NC	
14	16	P1 ₃ /IRQ ₃ (standard I/O port/external interrupt)	NC	NC	
15	17	P1 ₄ /IRQ ₄ (standard I/O port/external interrupt)	NC	NC	
16	18	P1 ₅ /IRQ ₅ /TMOE (standard I/O port/external interrupt/warning tone output)	NC	NC	
17	19	P16/EVENT (standard input port/timer D event input)	EA ₉	EA ₉	
18	20	P3 ₃ /FS ₂₇ (high-voltage I/O port/VFD segment output)	NC	NC	
19	21	P32/FS26 (high-voltage I/O port/VFD segment output)	NC	NC	
20	22	P31/FS25 (high-voltage I/O port/VFD segment output)	NC	NC	
21	23	P30/FS24 (high-voltage I/O port/VFD segment output)	NC	NC	
22	24	P47/FS23 (high-voltage I/O port/VFD segment output)	V _{SS}	EA ₁₆	

Table 1-2 List of Pin Functions (cont	Table 1-2	List of Pin Functions (cont)
---------------------------------------	-----------	------------------------------

Pin No.			PRON	l Mode
FP-80A	FP-80B	Name and Function	H8/3724	H8/3726
23	25	P4 ₆ /FS ₂₂ (high-voltage I/O port/VFD segment output)	V _{SS}	EA ₁₅
24	26	P4 ₅ /FS ₂₁ (high-voltage I/O port/VFD segment output)	V _{CC}	PGM
25	27	P4 ₄ /FS ₂₀ (high-voltage I/O port/VFD segment output)	NC	NC
26	28	P4 ₃ /FS ₁₉ (high-voltage I/O port/VFD segment output)	V _{CC}	V _{CC}
27	29	P4 ₂ /FS ₁₈ (high-voltage I/O port/VFD segment output)	V _{CC}	V _{CC}
28	30	P4 ₁ /FS ₁₇ (high-voltage I/O port/VFD segment output)	V _{SS}	V _{SS}
29	31	P40/FS16 (high-voltage I/O port/VFD segment output)	V _{SS}	V _{SS}
30	32	P50/FS15 (high-voltage I/O port/VFD segment output)	EA ₀	EA ₀
31	33	P5 ₁ /FS ₁₄ (high-voltage I/O port/VFD segment output)	EA ₁	EA ₁
32	34	P5 ₂ /FS ₁₃ (high-voltage I/O port/VFD segment output)	EA ₂	EA ₂
33	35	P5 ₃ /FS ₁₂ (high-voltage I/O port/VFD segment output)	EA ₃	EA ₃
34	36	P5 ₄ /FS ₁₁ (high-voltage I/O port/VFD segment output)	EA ₄	EA ₄
35	37	P5 ₅ /FS ₁₀ (high-voltage I/O port/VFD segment output)	EA ₅	EA ₅
36	38	P5 ₆ /FS ₉ (high-voltage I/O port/VFD segment output)	EA ₆	EA ₆
37	39	P57/FS8 (high-voltage I/O port/VFD segment output)	EA ₇	EA ₇
38	40	P1 ₇ /V _{disp} (high-voltage input port/VFD power source)	V _{CC}	V _{CC}
39	41	P6 ₀ /FD ₀ /FS ₇ (high-voltage I/O port/VFD digit-segment output)	NC	NC
40	42	P6 ₁ /FD ₁ /FS ₆ (high-voltage I/O port/VFD digit-segment output)	NC	NC
41	43	P6 ₂ /FD ₂ /FS ₅ (high-voltage I/O port/VFD digit-segment output)	NC	NC
42	44	P6 ₃ /FD ₃ /FS ₄ (high-voltage I/O port/VFD digit-segment output)	NC	NC
43	45	P6 ₄ /FD ₄ /FS ₃ (high-voltage I/O port/VFD digit-segment output)	NC	NC
44	46	P6 ₅ /FD ₅ /FS ₂ (high-voltage I/O port/VFD digit-segment output)	NC	NC
45	47	P6 ₆ /FD ₆ /FS ₁ (high-voltage I/O port/VFD digit-segment output)	NC	NC
46	48	P6 ₇ /FD ₇ /FS ₀ (high-voltage I/O port/VFD digit-segment output)	NC	NC
47	49	P70/FD8 (high-voltage I/O port/VFD digit output)	EA ₈	EA ₈

Rev. 3.00, 12/94, page 9 of 334

Pin No.			PROM Mode				
FP-80A	FP-80B	Name and Function	H8/3724	H8/3726			
48	50	P71/FD9 (high-voltage I/O port/VFD digit output)	ŌE	ŌE			
49	51	P7 ₂ /FD ₁₀ (high-voltage I/O port/VFD digit output)	EA ₁₀	EA ₁₀			
50	52	P7 ₃ /FD ₁₁ (high-voltage I/O port/VFD digit output)	EA ₁₁	EA ₁₁			
51	53	P7 ₄ /FD ₁₂ (high-voltage I/O port/VFD digit output)	EA ₁₂	EA ₁₂			
52	54	P7 ₅ /FD ₁₃ (high-voltage I/O port/VFD digit output)	EA ₁₃	EA ₁₃			
53	55	P7 ₆ /FD ₁₄ (high-voltage I/O port/VFD digit output)	EA ₁₄	EA ₁₄			
54	56	P7 ₇ /FD ₁₅ (high-voltage I/O port/VFD digit output)	CE	CE			
55	57	V _{CC} (system power source)	V _{CC}	V _{CC}			
56	58	P8 ₀ (standard I/O port)	NC	NC			
57	59	P8 ₁ (standard I/O port)	NC	NC			
58	60	P8 ₂ (standard I/O port)	NC	NC			
59	61	P8 ₃ (standard I/O port)	NC	NC			
60	62	P8 ₄ (standard I/O port)	NC	NC			
61	63	P8 ₅ (standard I/O port)	NC	NC			
62	64	P8 ₆ (standard I/O port)	NC	NC			
63	65	P8 ₇ (standard I/O port)	NC	NC			
64	66	P90/PWM (standard I/O port/PWM output)	EO ₀	EO ₀			
65	67	P9 ₁ /SCK ₁ (standard I/O port/clock output)	EO ₁	EO ₁			
66	68	P9 ₂ /SI ₁ (standard I/O port/data input)	EO ₂	EO ₂			
67	69	P9 ₃ /SO ₁ (standard I/O port/data output)	EO3	EO3			
68	70	P9 ₄ /SCK ₂ (standard I/O port/clock I/O)	EO ₄	EO ₄			
69	71	P9 ₅ /SI ₂ / CS (standard I/O port/data input/chip select output)	EO_5	EO ₅			
70	72	P9 ₆ /SO ₂ (standard I/O port/data output)	EO ₆	EO ₆			
71	73	P97/UD (standard I/O port/Timer C up-down control)	EO7	EO ₇			
72	74	PA ₀ (standard I/O port)	NC	NC			
73	75	PA ₁ (standard I/O port)	NC	NC			
74	76	AV _{CC} (reference power source for A/D converter)	NC	NC			
75	77	PO0/AN0 (standard input port/analog input channel)	NC	NC			
76	78	PO ₁ /AN ₁ (standard input port/analog input channel) NC					

Table 1-2 List of Pin Functions (cont)



Pi	n No.		PROM	Mode				
FP-80A	FP-80B	Name and Function	H8/3724	H8/3726				
77	79	PO ₂ /AN ₂ (standard input port/analog input channel)	NC	NC				
78	80	PO ₃ /AN ₃ (standard input port/analog input channel) NC NC						
Notes: 1. NC pins should be left unconnected.								

Table 1-2 List of Pin Functions (cont)

2. Details on PROM mode are given in 4.2, PROM Mode.

2. Pin functions

Table 1-3 explains the functions of each pin in more detail.

Table 1-3Pin Functions

		Pin	No.		
Туре	Symbol	FP-80A	FP-80B	I/O	Name and Functions
Power source pins	V _{CC}	55	57	Input	Power source: Connects to a power source (+5 V)
					All V_{CC} pins should be connected to the system power source (+5 V).
	V_{SS}	7	9	Input	Ground: Connects to a power source (0 V).
					All V_{SS} pins should be connected to the system power source (0 V).
	AV _{CC}	74	76	Input	Analog power source: This is the reference power supply pin for the A/D converter. When the A/D converter is not used, connect this pin to the system power source (+5 V).
	AV _{SS}	3	5	Input	Analog ground: This is the A/D converter ground pin. It should be connected to the system power source (0 V).
	V _{disp}	38	40	Input	VFD power source: This pin should be connected to a VFD driver power source.
Clock pins	OSC ₁	8	10	Input	This pin connects to a crystal or ceramic oscillator, or can be used to input an external clock.
					See section 6, Clock Pulse Generators, for details on connection to a crystal or ceramic oscillator and on external clock input.



		Pin No.					
Туре	Symbol	FP-80A	FP-80B	I/O	Name and Functions		
Clock pins	OSC ₂	9	11	Output	This pin connects to a crystal or ceramic oscillator.		
	X ₁	6	8	Input	This pin connects to a 32.768 kHz crystal oscillator.		
					For a typical connection diagram, see section 6, Clock Pulse Generators.		
	X ₂	5	7	Output	This pin connects to a 32.768 kHz crystal oscillator.		
System control	RES	10	12	Input	Reset: When this pin goes to low level, the CPU changes to reset state.		
	TEST	4	6	Input	Test: This pin is not for use in application systems. It should be connected to a V_{SS} potential.		
Interrupt pins	IRQ ₀	11	13	Input	External interrupt request 0: This is an input pin for external interrupts for which there is a choice between rising and falling edge sensing. It can be used to cancel low-power mode.		
					This pin can be used as the event input pin for Timer B. A noise cancel function is also provided.		
	IRQ ₁	12	14	Input	External interrupt request 1: This is an input pin for external interrupts for which there is a choice between rising and falling edge sensing. It can be used to cancel low-power mode.		
					This pin can be used as the event input pin for Timer C.		
	IRQ ₂	13	15	Input	External interrupt request 2: This is an input pin for external interrupts that are detected at the falling edge.		
	IRQ ₃	14	16	Input	External interrupt request 3: This is an input pin for external interrupts that are detected at the falling edge.		

Table 1-3 Pin Functions (cont)

	Pin No.					
Туре	Symbol	FP-80A	FP-80B	I/O	Name and Functions	
Interrupt pins	IRQ ₄	15	17	Input	External interrupt request 4: This is an input pin for external interrupts for which there is a choice between rising and falling edge sensing.	
	IRQ ₅	16	18	Input	External interrupt request 5: This is an input pin for external interrupts that are detected at the falling edge.	
Timer pins	IRQ ₀	11	13	Input	Timer B event counter input: This is an event input pin for input to the Timer B counter.	
	IRQ ₁	12	14	Input	Timer C event counter input: This is an event input pin for input to the Timer C counter.	
	UD	71	73	Input	Timer C up/down select: This pin selects whether the Timer C counter is used for count-up or count-down. At high level it selects an up-counter, and at low level a down-counter.	
					Input to this pin is valid only when bit TMC6 in timer mode register C (TMC) is set to 1.	
	EVENT	17	19	Input	Timer D event counter input: This is an event input pin for input to the Timer D counter.	
	TMOE	16	18	Output	Timer E output: This is an output pin for waveforms generated by the Timer E output circuit.	
14-bit PWM pin	PWM	64	66	Output	14-bit PWM output: This is an output pin for waveforms generated by the 14-bit PWM.	

Table 1-3 Pin Functions (cont)



		Pin	No.		
Туре	Symbol	FP-80A	FP-80B	I/O	Name and Functions
Serial communication	SO ₁ SO ₂	67 70	69 72	Output	Serial send data output (channels 1 and 2): These are SCI data output pins.
interface (SCI) pins	SI ₁ SI ₂	66 69	68 71	Input	Serial receive data input (channels 1 and 2): These are SCI data input pins.
	SCK ₁ SCK ₂	65 68	67 70	I/O	Serial clock I/O (channels 1 and 2): These are SCI clock I/O pins.
	CS	69	71	Output	Chip select output: When SCI2 is in send mode and the transfer clock is an internal clock, this pin goes to low level.
					This function is valid when bit SI2 in port mode register 2 (PMR2) is 1 and the CS bit in PMR3 is 1.
I/O ports	P0 ₇ to P0 ₀	2, 1, 80 to 75	4 to 1, 80 to 77	Input	Port 0: This is an 8-bit input port.
	P1 ₇	38	40	Input	Port 1 (bit 7): This is a 1-bit high-voltage input pin.
	P1 ₆	17	19	Input	Port 1 (bit 6): This is a 1-bit input pin.
	P1 ₅ to P1 ₀	16 to 11	18 to 13	I/O	Port 1: This is a 6-bit I/O pin. Input or output can be designated for each bit by means of port control register 1 (PCR1).
	P3 ₃ to P3 ₀	18 to 21	20 to 23	I/O	Port 3: This is a 4-bit high-voltage I/O port.
	P4 ₇ to P4 ₀	22 to 29	24 to 31	I/O	Port 4: This is an 8-bit high-voltage I/O port.
	P5 ₇ to P5 ₀	37 to 30	39 to 32	I/O	Port 5: This is an 8-bit high-voltage I/O port.
	P6 ₇ to P6 ₀	46 to 39	48 to 41	I/O	Port 6: This is an 8-bit high-voltage I/O port.
	P7 ₇ to P7 ₀	54 to 47	56 to 49	I/O	Port 7: This is an 8-bit high-voltage I/O port.
	P8 ₇ to P8 ₀	63 to 56	65 to 58	I/O	Port 8: This is an 8-bit I/O port. Input or output can be designated for each bit by means of PCR8.

Table 1-3 Pin Functions (cont)

		Pin	No.		
Туре	Symbol	FP-80A	FP-80B	I/O	Name and Functions
I/O ports	P9 ₇ to P9 ₀	71 to 64	73 to 66	I/O	Port 9: This is an 8-bit I/O port. Input or output can be designated for each bit by means of PCR9.
	PA ₁ , PA ₀	73, 72	75, 74	I/O	Port A: This is a 2-bit I/O port. Input or output can be designated for each bit by means of PCRA.
A/D converter	AN ₇ to AN ₀	2, 1, 80 to 75	4 to 1, 80 to 77	Input	Analog input channels 7 to 0: These are analog data input channels to the A/D converter.
VFD controller	FD ₁₅ to FD ₀	54 to 39	56 to 41	Output	VFD digit output: These are digit output pins from the VFD driver/controller.
	FS ₂₇ to FS ₈		20 to 39 41 to 48	I/O	VFD segment output: These are segment output pins from the VFD
	FS ₇ to FS ₀				driver/controller. When a key scan interval is set during display operations, these pins can be manipulated by the CPU during this interval as a general I/O port.



Rev. 3.00, 12/94, page 15 of 334

Rev. 3.00, 12/94, page 16 of 334



Section 2 CPU

2.1 Overview

The H8/300L CPU has sixteen 8-bit general registers, which can also be paired as eight 16-bit registers. Its concise, optimized instruction set is designed for high-speed operation.

2.1.1 Features

The main features of the H8/300L CPU are listed below.

- Two-way register configuration
 - Sixteen 8-bit general registers, or
 - Eight 16-bit general registers
- Instruction set with 55 basic instructions, including:
 - Multiply and divide instructions
 - Powerful bit-manipulation instructions
- Eight addressing modes
 - Register direct Rn Register indirect @Rn Register indirect with displacement @(d:16, Rn) Register indirect with post-increment or pre-decrement @Rn+ or @-Rn Absolute address @aa:8 or @aa:16 Immediate #xx:8 or #xx:16 Program-counter relative @(d:8, PC) - Memory indirect @@aa:8

RENESAS

- 64-kbyte address space
- High-speed operation
 - All frequently used instructions are executed in two to four states
 - High-speed arithmetic and logic operations
 - 8- or 16-bit register-register add or subtract: 0.5 μs^*
 - $8 \times 8 \text{-bit multiply:} \qquad 3.5 \, \mu s^*$
 - $16 \div 8 \text{-bit divide:} \qquad 3.5 \ \mu \text{s}^*$
- Low-power operation modes
 - SLEEP instruction for transfer to low-power operation

Note: * These values are at $\phi = 4$ MHz.

2.1.2 Address Space

The H8/300L CPU supports an address space of up to 64 kbytes for storing program code and data.

The memory map of each H8/3724 and H8/3754 version varies with the ROM size. Figure 2-1 gives the memory maps for the H8/3724 and H8/3754 Series.




Figure 2-1 Memory Map (1)






Figure 2-1 Memory Map (2)




Figure 2-1 Memory Map (3)

Rev. 3.00, 12/94, page 20 of 334



2.1.3 Register Configuration

Figure 2-2 shows the register structure of the H8/300L CPU. There are two groups of registers: the general registers and control registers.





Figure 2-2 CPU Registers



2.2 Register Descriptions

2.2.1 General Registers

All the general registers can be used as both data registers and address registers.

When used as data registers, they can be accessed as 16-bit registers (R0 to R7), or the high bytes (R0H to R7H) and low bytes (R0L to R7L) can be accessed separately as 8-bit registers.

When used as address registers, the general registers are accessed as 16-bit registers (R0 to R7).

R7 also functions as the stack pointer, used implicitly by hardware in exception processing and subroutine calls. In assembly-language coding, R7 can also be denoted by the symbol SP. As indicated in figure 2-3, SP (R7) points to the top of the stack.




Figure 2-3 Stack Pointer

2.2.2 Control Registers

The CPU control registers include a 16-bit program counter (PC) and an 8-bit condition code register (CCR).

- 1. **Program Counter (PC):** This 16-bit register indicates the address of the next instruction the CPU will execute. All instructions are fetched 16 bits (1 word) at a time, so the least significant bit of the PC is ignored (always regarded as 0).
- 2. Condition Code Register (CCR): This 8-bit register contains internal status information, including the interrupt mask bit (I) and half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags.

Rev. 3.00, 12/94, page 22 of 334



Bit 7—Interrupt Mask Bit (I): When this bit is set to 1, interrupts are masked. This bit is set to 1 automatically at the start of exception handling. The interrupt mask bit may be read and written by software. For further details, see 3.2.2, Interrupts.

Bit 6—User Bit (U): Can be written and read by software for its own purposes (using the LDC, STC, ANDC, ORC, and XORC instructions).

Bit 5—Half-Carry Flag (H): When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B, or NEG.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and is cleared to 0 otherwise.

The H flag is used implicitly by the DAA and DAS instructions.

When the ADD.W, SUB.W, or CMP.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and is cleared to 0 otherwise.

Bit 4—User Bit (U): Can be written and read by software for its own purposes (using the LDC, STC, ANDC, ORC, and XORC instructions).

Bit 3—Negative Flag (N): Indicates the most significant bit (sign bit) of the result of an instruction.

Bit 2—Zero Flag (Z): Set to 1 to indicate a zero result, and cleared to 0 to indicate a non-zero result.

Bit 1—Overflow Flag (V): Set to 1 when an arithmetic overflow occurs, and cleared to 0 at other times.

Bit 0—Carry Flag (C): Set to 1 when a carry occurs, and cleared to 0 otherwise. Used by:

- Add instructions, to indicate a carry
- Subtract instructions, to indicate a borrow
- Shift and rotate instructions, to store the value shifted out of the end bit

The carry flag is also used as a bit accumulator by bit manipulation instructions.

Some instructions leave some or all of the flag bits unchanged. The LDC, STC, ANDC, ORC, and XORC instructions enable the CPU to load and store the CCR, and to set or clear selected bits by logic operations. The N, Z, V, and C flags are used as branching conditions for conditional branching (Bcc) instructions.

Refer to the *H8/300L Series Programming Manual* for the action of each instruction on the flag bits.

2.2.3 Initial Register Values

When the CPU is reset, the program counter (PC) is loaded from the vector table and the I bit in the CCR is set to 1. The other CCR bits and the general registers are not initialized. In particular, the stack pointer (R7) is not initialized. To prevent program crashes the stack pointer should be initialized by software, by the first instruction executed after a reset.


2.3 Data Formats

The H8/300L CPU can process 1-bit data, 4-bit (BCD) data, 8-bit (byte) data, and 16-bit (word) data.

- Bit manipulation instructions operate on 1-bit data specified as bit n in a byte operand (n = 0, 1, 2, ..., 7).
- All arithmetic instructions except ADDS and SUBS can operate on byte data.
- The MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU (8 bits × 8 bits), and DIVXU (16 bits ÷ 8 bits) instructions operate on word data.
- The DAA and DAS instructions perform decimal arithmetic adjustments on byte data in packed BCD form. Each nibble of the byte is treated as a decimal digit.



2.3.1 Data Formats in General Registers



Data of all the sizes above can be stored in general registers as shown in figure 2-4.

Figure 2-4 Register Data Formats

2.3.2 Memory Data Formats

Figure 2-5 indicates the data formats in memory. For access by the H8/300L CPU, word data stored in memory must always begin at an even address. In word access the least significant bit of the address is regarded as 0. If an odd address is specified, the access is performed at the preceding even address. This rule affects the MOV.W instruction, and also applies to instruction fetching.

Word access is possible only for the on-chip ROM and RAM areas. For further details, see 2.8.1, Notes on Data Access.

Data Type	Address			Da	ita F	orm	at		
		7							0
1-bit data	Address n	7	6	5	4	3	2	1	0
Byte data	Address n	MSB						1	LSB
Word data	Even address	MSB		l	Jpper	8 bits	5	ı ı	ı
Word data	Odd address			l	ower	8 bits	8	I	LSB
Byte data (CCR) on stack	Even address	MSB			c	ĊR	[[1	LSB
Byte data (OON) on stack	Odd address	MSB			СС	R*		I	LSB
Word data on stack	Even address	MSB		[[[ı I	ı
	Odd address					1		1	LSB
Note: * Ignored on return									
Notation: CCR: Condition code regis	ter								

Figure 2-5 Memory Data Formats

When the stack is accessed using R7 as an address register, word access should always be performed. For further details, see 3.2.10, Notes on Stack Area Use. When the CCR is pushed on the stack, two identical copies of the CCR are pushed to make a complete word. When they are restored, the lower byte is ignored.

Rev. 3.00, 12/94, page 26 of 334



2.4 Addressing Modes

2.4.1 Addressing Modes

The H8/300L CPU supports the eight addressing modes listed in table 2-1. Each instruction uses a subset of these addressing modes.

Table 2-1 Addressing Modes


No.	Address Modes	Symbol
1	Register direct	Rn
2	Register indirect	@Rn
3	Register indirect with displacement	@(d:16, Rn)
4	Register indirect with post-increment Register indirect with pre-decrement	@Rn+ @-Rn
5	Absolute address	@aa:8 or @aa:16
6	Immediate	#xx:8 or #xx:16
7	Program-counter relative	@(d:8, PC)
8	Memory indirect	@@aa:8

1. **Register Direct—Rn:** The register field of the instruction specifies an 8- or 16-bit general register containing the operand.

Only the MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU (8 bits \times 8 bits), and DIVXU (16 bits \div 8 bits) instructions have 16-bit operands.

- 2. **Register Indirect**—@**Rn:** The register field of the instruction specifies a 16-bit general register containing the address of the operand.
- **3. Register Indirect with Displacement**—@(**d:16, Rn**): The instruction has a second word (bytes 3 and 4) containing a displacement which is added to the contents of the specified general register to obtain the operand address.

This mode is used only in MOV instructions. For the MOV.W instruction, the resulting address must be even.



4. Register Indirect with Post-Increment or Pre-Decrement—@Rn+ or @-Rn:

• Register indirect with post-increment—@Rn+

The @Rn+ mode is used with MOV instructions that load registers from memory.

The register field of the instruction specifies a 16-bit general register containing the address of the operand. After the operand is accessed, the register is incremented by 1 for MOV.B or 2 for MOV.W. For MOV.W, the original contents of the 16-bit general register must be even.

• Register indirect with pre-decrement—@-Rn

The @-Rn mode is used with MOV instructions that store register contents to memory.

The register field of the instruction specifies a 16-bit general register which is decremented by 1 or 2 to obtain the address of the operand in memory. The register retains the decremented value. The size of the decrement is 1 for MOV.B or 2 for MOV.W. For MOV.W, the original contents of the register must be even.

5. Absolute Address—@aa:8 or @aa:16: The instruction specifies the absolute address of the operand in memory.

The absolute address may be 8 bits long (@aa:8) or 16 bits long (@aa:16). The MOV.B and bit manipulation instructions can use 8-bit absolute addresses. The MOV.B, MOV.W, JMP, and JSR instructions can use 16-bit absolute addresses.

For an 8-bit absolute address, the upper 8 bits are assumed to be 1 (H'FF). The address range is H'FF00 to H'FFFF (65280 to 65535).

6. Immediate—#xx:8 or #xx:16: The instruction contains an 8-bit operand (#xx:8) in its second byte, or a 16-bit operand (#xx:16) in its third and fourth bytes. Only MOV.W instructions can contain 16-bit immediate values.

The ADDS and SUBS instructions implicitly contain the value 1 or 2 as immediate data. Some bit manipulation instructions contain 3-bit immediate data in the second or fourth byte of the instruction, specifying a bit number.

7. Program-Counter Relative—@(d:8, PC): This mode is used in the Bcc and BSR instructions. An 8-bit displacement in byte 2 of the instruction code is sign-extended to 16 bits and added to the program counter contents to generate a branch destination address. The possible branching range is -126 to +128 bytes (-63 to +64 words) from the current address. The displacement should be an even number.



8. Memory Indirect—@@aa:8: This mode can be used by the JMP and JSR instructions. The second byte of the instruction code specifies an 8-bit absolute address. The word located at this address contains the branch destination address.

The upper 8 bits of the absolute address are assumed to be 0 (H'00), so the address range is from H'0000 to H'00FF (0 to 255). Note that with the H8/3724 and H8/3754 Series, addresses H'0000 to H'002B (0 to 43) are located in the vector table.

If an odd address is specified as a branch destination or as the operand address of a MOV.W instruction, the least significant bit is regarded as 0, causing word access to be performed at the address preceding the specified address. See 2.3.2, Memory Data Formats, for further information.

2.4.2 Effective Address Calculation


Table 2-2 shows how effective addresses are calculated in each of the addressing modes.

Arithmetic and logic instructions use register direct addressing 1. The ADD.B, ADDX, SUBX, CMP.B, AND, OR, and XOR instructions can also use immediate addressing 6.


Data transfer instructions can use all addressing modes except program-counter relative 7 and memory indirect 8.

Bit manipulation instructions use register direct 1, register indirect 2, or absolute 5 addressing to specify a byte operand, and 3-bit immediate addressing 6 to specify a bit position in that byte. The BSET, BCLR, BNOT, and BTST instructions can also use register direct addressing 1 to specify the bit position.






Rev. 3.00, 12/94, page 30 of 334



Renesas



RENESAS

Absolute address

abs:

2.5 Instruction Set

The H8/300L CPU can use a total of 55 instructions, which are grouped by function in table 2-3.

Function	Instructions	Types
Data transfer	MOV, PUSH ^{*1} , POP ^{*1}	1
Arithmetic operations	ADD, SUB, ADDX, SUBX, INC, DEC, ADDS, SUBS, DAA, DAS, MULXU, DIVXU, CMP, NEG	14
Logic operations	AND, OR, XOR, NOT	4
Shift	SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR	8
Bit manipulation	BSET, BCLR, BNOT, BTST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR, BLD, BILD, BST, BIST	14
Branch	Bcc*2, JMP, BSR, JSR, RTS	5
System control	RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP	8
Block data transfer	EEPMOV	1
	Tota	l: 55

Table 2-3Instruction Set

Notes: 1. PUSH Rn is equivalent to MOV.W Rn, @-SP.

POP Rn is equivalent to MOV.W @SP+, Rn.

2. Bcc is a conditional branch instruction in which cc represents a condition code.

The following sections give a concise summary of the instructions in each category, and indicate the bit patterns of their object code. The notation used is defined next.



Notation

Notation			
Rd	General register (destination)		
Rs	General register (source)		
Rn	General register		
(EAd) <ead></ead>	Ad> Destination operand		
(EAs) <eas></eas>	Source operand		
CCR	Condition code register		
N	N (negative) flag of CCR		
Z	Z (zero) flag of CCR		
V	V (overflow) flag of CCR		
С	C (carry) flag of CCR		
PC	Program counter		
SP	Stack pointer		
#IMM	Immediate data		
disp Displacement			
+	Addition		
_	Subtraction		
×	Multiplication		
÷	Division		
^	AND logical		
V	OR logical		
\oplus	Exclusive OR logical		
\rightarrow	Move		
~	Inverse logic (logical complement)		
:3	3-bit length		
:8	8-bit length		
:16	16-bit length		
() < >	Contents of operand effective address		

Rev. 3.00, 12/94, page 34 of 334




2.5.1 Data Transfer Instructions

Table 2-4 describes the data transfer instructions. Figure 2-6 shows their object code formats.

Instruction	on	Size*	Function
MOV		B/W	$(EAs) \rightarrow Rd, Rs \rightarrow (EAd)$
			Moves data between two general registers or between a general register and memory, or moves immediate data to a general register.
			The Rn, @Rn, @(d:16, Rn), @aa:16, #xx:8 or #xx:16, @–Rn, and @Rn+ addressing modes are available for byte or word data. The @aa:8 addressing mode is available for byte data only.
			The @–R7 and @R7+ modes require word operands. Do not specify byte size for these two modes.
PUSH		W	$Rn \rightarrow @-SP$
			Pushes a 16-bit general register onto the stack. Equivalent to MOV.W Rn, $@-SP$.
POP		W	$@SP+ \rightarrow Rn$
			Pops a 16-bit general register from the stack. Equivalent to MOV.W @SP+, Rn.
Notes: *	Size: B: W:	Operand s Byte Word	ize

Certain precautions are required in data access. See 2.8.1, Notes on Data Access, for details.









2.5.2 Arithmetic Operations

Table 2-5 describes the arithmetic instructions.

Instruction	Size*	Function			
ADD SUB	B/W	$Rd \pm Rs \rightarrow Rd$, $Rd + \#IMM \rightarrow Rd$ Performs addition or subtraction on data in two general registers, or addition on immediate data and data in a general register. Immediate data cannot be subtracted from data in a general register. Word data can be added or subtracted only when both words are in general registers.			
ADDX SUBX	В	$Rd \pm Rs \pm C \rightarrow Rd$, $Rd \pm \#IMM \pm C \rightarrow Rd$ Performs addition or subtraction with carry or borrow on byte data in two general registers, or addition or subtraction on immediate data and data in a general register.			
INC DEC	В	$Rd \pm 1 \rightarrow Rd$ Increments or decrements a general register.			
ADDS SUBS	W	$Rd \pm 1 \rightarrow Rd$, $Rd \pm 2 \rightarrow Rd$ Adds or subtracts immediate data to or from data in a general register. The immediate data must be 1 or 2.			
DAA	В	Rd decimal adjust \rightarrow Rd			
DAS		Decimal-adjusts (adjusts to packed BCD) an addition or subtraction result in a general register by referring to the CCR.			
MULXU	В	$Rd \times Rs \rightarrow Rd$ Performs 8-bit × 8-bit unsigned multiplication on data in two general registers, providing a 16-bit result.			
DIVXU	В	$Rd \div Rs \rightarrow Rd$ Performs 16-bit ÷ 8-bit unsigned division on data in two general registers, providing an 8-bit quotient and 8-bit remainder.			
CMP	B/W	Rd – Rs, Rd – #IMM Compares data in a general register with data in another general register or with immediate data, and sets the CCR according to the result. Word data can be compared only between two general registers.			
NEG	В	$0 - Rd \rightarrow Rd$ Obtains the two's complement (arithmetic complement) of data in a general register.			
Notes: * Siz B: W:	e: Operano Byte Word	J size			

RENESAS

Table 2-5 Arithmetic Instructions

2.5.3 Logic Operations

Table 2-6 describes the four instructions that perform logic operations.

Instruction	Size*	Function
AND	В	$Rd\wedgeRs\toRd,\qquadRd\wedge\#IMM\toRd$
		Performs a logical AND operation on a general register and another general register or immediate data.
OR	В	$Rd \lor Rs \to Rd, Rd \lor \#IMM \to Rd$
		Performs a logical OR operation on a general register and another general register or immediate data.
XOR	В	$Rd \oplus Rs \to Rd, \qquad Rd \oplus \#IMM \to Rd$
		Performs a logical exclusive OR operation on a general register and another general register or immediate data.
NOT	В	$\sim \text{Rd} \rightarrow \text{Rd}$
		Obtains the one's complement (logical complement) of general register contents.
Notes: * Siz	e: Operan	d size

Table 2-6 Logic Operation Instructions

B: Byte


2.5.4 Shift Operations

Table 2-7 describes the eight shift instructions.

Table 2-7 Shift Instructions

Instruction	Size*	Function
SHAL	В	$Rd shift \rightarrow Rd$
SHAR		Performs an arithmetic shift operation on general register contents.
SHLL	В	$Rd shift \to Rd$
SHLR		Performs a logical shift operation on general register contents.
ROTL ROTR	В	Rd rotate \rightarrow Rd
		Rotates general register contents.
ROTXL	В	Rd rotate through carry \rightarrow Rd
ROTXR		Rotates general register contents through the C (carry) bit.
Notes: * Siz B:	ze: Operand Byte	size








Figure 2-7 Arithmetic, Logic, and Shift Instruction Codes



2.5.5 Bit Manipulations

Table 2-8 describes the bit-manipulation instructions. Figure 2-8 shows their object code formats.

Instruction	Size*	Function
BSET	В	$1 \rightarrow (\text{ of })$
		Sets a specified bit in a general register or memory to 1. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BCLR	В	$0 \rightarrow (\text{ of })$
		Clears a specified bit in a general register or memory to 0. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BNOT	В	~ (<bit-no.> of <ead>) \rightarrow (<bit-no.> of <ead>)</ead></bit-no.></ead></bit-no.>
		Inverts a specified bit in a general register or memory. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BTST	В	~ (<bit-no.> of <ead>) \rightarrow Z</ead></bit-no.>
		Tests a specified bit in a general register or memory and sets or clears the Z flag accordingly. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BAND	В	$C \land (<\!bit\!-\!No.\!> of <\!\mathsf{EAd\!\!>}) \to C$
		ANDs the C flag with a specified bit in a general register or memory and stores the result in the carry flag.
BIAND	В	$C \land [\sim (<\!\!\text{bit-No.}\!\!> of <\!\!\text{EAd}\!\!>)] \to C$
		ANDs the C flag with the inverse of a specified bit in a general register or memory and stores the result in the carry flag.
		The bit number is specified by 3-bit immediate data.
BOR	В	$C \lor (<\!bit-No.\!> of <\!EAd\!>) \to C$
		ORs the C flag with a specified bit in a general register or memory and stores the result in the carry flag.
BIOR	В	$C \lor [\sim (<\!\!\text{bit-No.}\!\!> of <\!\!\text{EAd}\!\!>)] \to C$
		ORs the C flag with the inverse of a specified bit in a general register or memory and stores the result in the carry flag.
		The bit number is specified by 3-bit immediate data.
Notes: * Siz B:	e: Operano Byte	d size

 Table 2-8
 Bit-Manipulation Instructions




Table 2-8 Bit-Manipulation Instructions (cont)


Instruction	Size*	Function		
BXOR	В	$C \oplus (<\!bit\!-\!No.\!> of <\!EAd\!>) \to C$		
		XORs the C flag with a specified bit in a general register or memory and stores the result in the carry flag.		
BIXOR	В	$C \oplus \sim [(<\!\text{bit-No.}\!> \text{of } <\!\text{EAd}\!>)] \to C$		
		XORs the C flag with the inverse of a specified bit in a general register or memory and stores the result in the carry flag.		
		The bit number is specified by 3-bit immediate data.		
BLD	В	$(\text{sbit-No.> of }) \rightarrow C$		
		Copies a specified bit in a general register or memory to the C flag.		
BILD	В	~ (<bit-no.> of <ead>) \rightarrow C</ead></bit-no.>		
		Copies the inverse of a specified bit in a general register or memory to the C flag.		
		The bit number is specified by 3-bit immediate data.		
BST	В	$C \rightarrow (\text{ of })$		
		Copies the C flag to a specified bit in a general register or memory.		
BIST	В	~ C \rightarrow (<bit-no.> of <ead>)</ead></bit-no.>		
		Copies the inverse of the C flag to a specified bit in a general register or memory.		
		The bit number is specified by 3-bit immediate data.		
Notes: * Siz B:	e: Operano Byte	l size		

B: Byte

Certain precautions are required in bit manipulation. See 2.8.2, Notes on Bit Manipulation, for details.












Figure 2-8 Bit Manipulation Instruction Codes (cont)



2.5.6 Branching Instructions

Table 2-9 describes the branching instructions.

Table 2-9 Branching Instructions

Instruction	Size	Function					
Bcc	—	Branches to the designated address if condition cc is true. The branching conditions are given below.					
		Mnemonic	Description	Condition			
		BRA (BT)	Always (true)	Always			
		BRN (BF)	Never (false)	Never			
		BHI	High	C ∨ Z = 0			
		BLS	Low or same	C ∨ Z = 1			
		BCC (BHS)	Carry clear (high or same)	C = 0			
		BCS (BLO)	Carry set (low)	C = 1			
		BNE	Not equal	Z = 0			
		BEQ	Equal	Z = 1			
		BVC	Overflow clear	V = 0			
		BVS	Overflow set	V = 1			
		BPL	Plus	N = 0			
		BMI	Minus	N = 1			
		BGE	Greater or equal	$N \oplus V = 0$			
		BLT	Less than	N ⊕ V = 1			
		BGT	Greater than	$Z \lor (N \oplus V) = 0$			
		BLE	Less or equal	$Z \lor (N \oplus V) = 1$			
JMP	_	Branches unconditionally to a specified address.					
JSR		Branches to a subroutine at a specified address.					
BSR	_	Branches to a address.	subroutine at a specified displace	ement from the current			
RTS		Returns from a subroutine.					




Figure 2-9 Branching Instruction Codes

2.5.7 System Control Instructions

Table 2-10 describes the system control instructions. Figure 2-10 shows their object code formats.


Instruction	Size*	Function
RTE		Returns from an exception-handling routine.
SLEEP	_	When this instruction is executed in active mode, the CPU goes to low-power operation mode (sleep mode, standby mode, or watch mode). From subactive mode the state goes to watch mode, or goes back to active mode via watch mode. For details, see 3.3, System Modes.
LDC	В	$Rs \rightarrow CCR, \#IMM \rightarrow CCR$
		Moves immediate data or general register contents to the condition code register.
STC	В	$CCR \rightarrow Rd$
		Copies the condition code register to a specified general register.
ANDC	В	$CCR \land \#IMM \rightarrow CCR$
		Logically ANDs the condition code register with immediate data.
ORC	В	$CCR \lor \#IMM \rightarrow CCR$
		Logically ORs the condition code register with immediate data.
XORC	В	$CCR \oplus \#IMM \to CCR$
		Logically exclusive-ORs the condition code register with immediate data.
NOP		$PC + 2 \rightarrow PC$
		Only increments the program counter.

 Table 2-10
 System Control Instructions

B:

Byte








2.5.8 Block Data Transfer Instruction

Table 2-11 describes the block data transfer instruction. Figure 2-11 shows its object code format.

Table 2-11 Block Data Transfer Instruction

Instruction	Size	Function
EEPMOV	_	If R4L ≠ 0 then
		repeat $@R5+ \rightarrow @R6+$ R4L - 1 \rightarrow R4L
		until $R4L = 0$
		else next;
		Moves a data block according to parameters set in general registers R4L, R5, and R6.
		R4L: Size of block (bytes)
		R5: Starting source address
		R6: Starting destination address
		Execution of the next instruction starts as soon as the block transfer is completed.






Notes on EEPMOV Instruction

1. The EEPMOV instruction is a block data transfer instruction. It moves the number of bytes specified by R4L from the address specified by R5 to the address specified by R6.



2. When setting R4L and R6, make sure that the final destination address (R6 + R4L) does not exceed H'FFFF. The value in R6 must not change from H'FFFF to H'0000 during execution of the instruction.





2.6 CPU States

2.6.1 Overview

There are three CPU states, namely, program execution state, program halt state, and exceptionhandling state. Program execution state includes active mode and subactive mode. In program halt state there are sleep mode, standby mode, and watch mode. These states are shown in figure 2-12. Figure 2-13 shows the state transitions.




Figure 2-12 CPU Operation States






Figure 2-13 State Transitions

2.6.2 Program Execution State

In program execution state the CPU executes program instructions in sequence.

There are two modes in this state, active mode and subactive mode. Operation is synchronized with the system clock in active mode, and with a subclock in subactive mode. For details on these modes, see 3.3, System Modes.

2.6.3 Program Halt State

In program halt state there are three modes, namely, sleep mode, standby mode, and watch mode. For details on these modes, see 3.3, System Modes.

2.6.4 Exception-Handling States

Exception-handling states are transient states occurring when exception handling is raised by a reset or interrupt, and the CPU changes its normal processing flow. In exception handling caused by an interrupt, PC and CCR values are saved with reference to SP (R7).

For details on interrupt handling, see 3.2.2, Interrupts.

Rev. 3.00, 12/94, page 50 of 334



2.7 Basic Operation Timing

CPU operation is synchronized by a clock (ϕ or ϕ_{SUB}). In active mode it means ϕ , and in subactive mode it means ϕ_{SUB} . For details, see section 6, Clock Pulse Generators. The period from the rising edge of ϕ or ϕ_{SUB} to the next rising edge is called one state. A memory cycle or bus cycle consists of two states; access to on-chip memory and to on-chip peripheral modules always takes place in two states.

2.7.1 Access to On-Chip Memory (RAM, ROM)

Two-state access is employed so that high-speed access can be made to on-chip memory. The data bus width is 16 bits, allowing access in byte or word size. Figure 2-14 shows the on-chip memory access cycle.




Figure 2-14 On-Chip Memory Access Cycle

2.7.2 Access to On-Chip Peripheral Modules

On-chip peripheral modules are accessed in two states. The data bus width is 8 bits, so access is made in byte size only. This means that two instructions must be used for a word size data access. Figure 2-15 shows the on-chip peripheral module access cycle.




Figure 2-15 On-Chip Peripheral Module Access Cycle



2.8 Application Notes

The following points are to be observed in using the H8/300L CPU.

2.8.1 Notes on Data Access

1. The address space of the H8/300L CPU includes some empty areas in addition to the RAM, registers, and ROM areas available to the user. If these empty areas are mistakenly accessed by an application program, the following results will occur.

Transfer from CPU to empty area:

The transferred data will be lost. This action may also cause the CPU to misoperate.

Transfer from empty area to CPU:

The transferred data cannot be guaranteed.

2. Internal data transfer with on-chip modules other than ROM and RAM areas makes use of an 8-bit data width. If word access is attempted to these areas, the following results will occur.

Word access from CPU to I/O register area:

Upper bytes: will be written to I/O register.

Lower bytes: transferred data will be lost.

Word access from I/O register to CPU:

Upper bytes: Will be written to upper part of CPU internal register.

Lower bytes: Data written to lower part of CPU internal register cannot be guaranteed.

Byte size instructions should therefore be used when transferring data with I/O registers other than the on-chip ROM and RAM areas. Figure 2-16 shows the data size in which access can be made with on-chip peripheral modules.






Figure 2-16 Data Size for Access to and from On-Chip Peripheral Modules

2.8.2 Notes on Bit Manipulation

The H8/300L CPU executes bit manipulation instructions BSET, BCLR, BNOT, BST, and BIST 8 bits at a time, in the order read \rightarrow modify \rightarrow write. When bit manipulation instructions are executed in the cases illustrated below, care must be taken since the operation may affect other bits besides those being manipulated.

1. Bit manipulation in two registers assigned to the same address (when the source and destination are different)

Example 1: Timer load register and timer counter

In this example, a bit manipulation instruction is executed in the timer load register and timer counter of a reload timer. Since the timer load register and timer counter share the same address, the operations take place as follows.

- a. Read: Timer counter value at the time is read.
- b. Modify: The CPU manipulates (sets or resets) the bit designated with the instruction. (Other bits remain the same.)
- c. Write: The modified data is written to the timer load register.

The timer counter continues to count during this time based on system clock ϕ , so the value read from it is not necessarily the same as that in the timer load register. As a result, it is possible that a different value will be written to another bit besides that designated with the instruction.

Figure 2-17 shows the reload timer configuration.





Figure 2-17 Reload Timer Configuration



When a bit manipulation instruction is executed designating a port data register, the possibility exists that, in addition to the bit designated with the instruction there will be changes in other pin I/O states or other data register contents.

RENESAS

Rev. 3.00, 12/94, page 55 of 334

As noted above, the H8/300L CPU executes bit manipulation instructions 8 bits at a time, in the order read \rightarrow modify \rightarrow write. Since the same address is used for the I/O port data register and the read portion of pin input, a bit manipulation instruction designating a port functions as follows.

- ① High-voltage pin: pin other than the modified bit
 - When set as an input pin (data register = 0)

First the CPU reads the pin input level (read), then it sets or resets the designated bit (modify; other bits remain the same), and writes that value to the data register (write). If the input level is high (read data = 1), a value of 1 is written to the data register, changing the input pin to an output pin (high-level output). If the input level is low, no change occurs.

• When set as an output pin (data register = 1, high-level output)

If the output level is higher than the input high level (V_{IH}) , there is no change.

If the output level is lower than the input low level (V_{IL}), a value of 0 is written to the data register, so that the PMOS buffer is turned off resulting in pull-down (low level) or high-impedance state.

If a load is applied so that the output level is pulled down to a medium level, the resulting state is indeterminate.

- ② Standard-voltage pin: pin other than the modified bit
 - When set as an input pin

The CPU reads the pin input level and writes that value to the data register, which may or may not result in a change to the data register contents.

• When set as an output pin

The data register is read, so no change occurs.

2. Bit manipulation in a register containing a write-only bit

Example: PWM data register, etc.

(Note that read and write characteristics can differ from bit to bit.)

In this case there is no register (on the source side) to be read, so a bit other than the designated bit takes a value of 1.

Rev. 3.00, 12/94, page 56 of 334



Table 2-12 lists the registers that share the same address, while table 2-13 lists the registers that contain write-only bits.

Register Name	Abbreviation	Address
Timer load register B/Timer counter B	TLB/TCE	H'FFC3
Timer load register C/Timer counter C	TLC/TCC	H'FFC5
Timer load register E/Timer counter E	TLE/TCE	H'FFC9
Port data register 1*	PDR1	H'FFD1
Port data register 3*	PDR3	H'FFD3
Port data register 4*	PDR4	H'FFD4
Port data register 5*	PDR5	H'FFD5
Port data register 6*	PDR6	H'FFD6
Port data register 7*	PDR7	H'FFD7
Port data register 8*	PDR8	H'FFD8
Port data register 9*	PDR9	H'FFD9
Port data register A*	PDRA	H'FFDA

 Table 2-12
 Registers Assigned to the Same Address

Note: * These port data registers are used also for pin input.

 Table 2-13
 Registers with Write-Only Bits

Register Name	Abbreviation	Address
Serial mode register 1	SMR1	H'FFB0
PWM control register	PWCR	H'FFCC
PWM data register U	PWDRU	H'FFCD
PWN data register L	PWDRL	H'FFCE
Port control register 1	PCR1	H'FFE1
Port control register 8	PCR8	H'FFE8
Port control register 9	PCR9	H'FFE9
Port control register A	PCRA	H'FFEA
Port mode register 0	PMR0	H'FFEF
Timer mode register D*1	TMD	H'FFC6
System control register 2*2	SYSCR2	H'FFF1

Notes: 1. Only bit CRL (bit 7) is write-only.

2. Bit DTON (bit 3) is a write-only bit only in subactive mode. In active mode it cannot be read or written.

Rev. 3.00, 12/94, page 58 of 334



Section 3 System Control

3.1 Overview

This chapter explains reset state, exception handling, and system modes.

3.2 Exception Handling

Exception handling includes processing of reset exceptions and of interrupts. Table 3-1 summarizes the factors causing each kind of exception, and their priorities. Reset exception handling has the highest priority.

Priority	Exception Source	Timing for Start of Exception Handling
High	Reset	Reset exception handling starts as soon as $\overline{\text{RES}}$ pin changes from low to high.
Low	Interrupt	When interrupt request is made, interrupt exception handling starts after execution of present instruction is completed.

Table 3-1 Types of Exception Handling and Priorities

3.2.1 Reset

When the $\overline{\text{RES}}$ pin goes to low level, all processing stops and the system goes to reset state. CPU internal states and each of the registers of on-chip peripheral modules are initialized. The I bit of the condition code register (CCR) is set, masking all interrupts.

As soon as the $\overline{\text{RES}}$ pin goes from low to high level, reset exception handling starts. In this processing, the contents indicated by the reset exception handling vector address (H'0000 to H'0001) are read and sent to the program counter (PC). Then program execution starts from the address indicated in PC. Figure 3-1 shows the reset sequence.

- Notes: 1. To make sure a reset is carried out properly, when power is turned on the RES pin should be kept at low level for at least 20 ms after the power supply starts up.
 - 2. When resetting during operation, keep the RES pin at low level for at least 10 system clock cycles.
 - 3. After a reset, if an interrupt request is received before the stack pointer (SP: R7) has been initialized, PC and CCR values will not be saved properly, causing program runaway operation. To prevent this, all interrupts are disabled right after reset exception handling is executed. Application programs should thus include a step clearing all interrupt masks after SP initialization. An even-numbered address must be set in SP. It is recommended that application programs start with an instruction initializing SP (e.g., MOV.W #xx:16, SP).



Rev. 3.00, 12/94, page 59 of 334




Figure 3-1 Reset Sequence

3.2.2 Interrupts

Factors causing interrupt exception handling to start may be either external interrupts (IRQ₅ to IRQ₀), or internal interrupts when an on-chip peripheral module makes an interrupt request. Table 3-2 shows the interrupt sources and their priorities, along with the vector addresses. When more than one interrupt is raised, that with the highest priority is processed.

- 1. Both internal and external interrupts (IRQ_5 to IRQ_0) can be masked by the I bit of CCR. When this bit is set to 1, the interrupt request flag is set but interrupts cannot be accepted.
- The external interrupt pins IRQ₄, IRQ₁, and IRQ₀ can each be set independently to either rising edge sensing or falling edge sensing. The remaining external interrupt pins, IRQ₅, IRQ₃, and IRQ₂, are fixed at falling edge sensing.



Priority	Interrupt	Origin of Interrupt	Vector Starting Address
High	Reset	External pin	H'0000
▲	(Reserved)*1	_	H'0002
			H'0004
			H'0006
	IRQ ₀	External pin	H'0008
	IRQ ₁		H'000A
	IRQ ₂		H'000C
	IRQ ₃		H'000E
	IRQ ₄		H'0010
	IRQ ₅		H'0012
	Key scan	VFD	H'0014
	Timer A overflow	Timer A	H'0016
	Timer B overflow	Timer B	H'0018
	Timer C overflow	Timer C	H'001A
	Timer D overflow	Timer D	H'001C
	Timer E overflow	Timer E	H'001E
	Direct state transition	Circuit waiting for oscillator stabilization*2	H'0020
	(Reserved)*1	—	H'0022
			H'0024
	SCI1 transfer complete, error	Serial communication interface 1	H'0026
	SCI2 transfer complete, error	Serial communication interface 2	H'0028
Low	A/D conversion complete	A/D converter	H'002A

Table 3-2 Interrupt Sources

Notes: 1. Vector addresses indicated as "Reserved" cannot be used.

2. A circuit for which a SLEEP instruction has been issued, and for which an interrupt request is raised after the stipulated time period.



3.2.3 Interrupt Control Registers

Table 3-3 lists the registers that are used to control interrupts.

Register Name	Abbreviation	R/W	Initial Value	Address
Port mode register 1	PMR1	R/W	H'00	H'FFEB
IRQ edge select register	IEGR	R/W	H'EC	H'FFF2
Interrupt enable register 1	IENR1	R/W	H'C0	H'FFF3
Interrupt enable register 2	IENR2	R/W	H'00	H'FFF4
Interrupt enable register 3	IENR3	R/W	H'3C	H'FFF5
Interrupt request register 1	IRR1	R/W*	H'C0	H'FFF6
Interrupt request register 2	IRR2	R/W*	H'00	H'FFF7
Interrupt request register 3	IRR3	R/W*	H'3C	H'FFF8

Table 3-3 Interrupt Control Registers

Note: * Write is enabled only for writing of 0 to clear flag.

1. Port mode register 1 (PMR1)

D:4	
віт	

Bit	7	6	5	4	3	2	1	0	
	NOISE CANCEL	EVENT	IRQC5	IRQC4	IRQC3	IRQC2	IRQC1	IRQC0	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

PMR1 is an 8-bit read/write register, for selecting whether the port 1 pin is to be used as an I/O port or as an input port for external interrupts. It is also used to turn on or off the noise canceller function of pin $\overline{IRQ_0}$.

Note: Before switching pin functions using bits IRQ5 to IRQ0 in PMR1, first set the interrupt enable flag to disable interrupts. After the pin functions have been switched, issue any instruction to clear the interrupt request flag to 0.

Program example:

MOV. B ROL, @IEN MOV. B ROL, @PM NOP MOV. B ROL, @IRR MOV. B R1L, @IEN

NR1	Mask interrupts
IR1	Change pin function
	Issue any instruction
R1	Clear interrupt request flag
NR1	Enable interrupts

Bit 7: Noise cancel (NOISE CANCEL)

This bit sets the noise canceller function of pin $\overline{IRQ_0}$ to on or off.

Bit 7 NOISE CANCEL	Description	
0	Sets the noise canceller function of pin $\overline{IRQ_0}$ to off.	(initial value)
1	Sets the noise canceller function of pin $\overline{IRQ_0}$ to on. Input at intervals of 256 states. If the input values do not matc assumed.	•

Bit 6: $P1_{6}/\overline{EVENT}$ pin function switch (EVENT)

Description	
$P1_6/\overline{EVENT}$ pin functions as $P1_6$ pin.	(initial value)
$P1_6/\overline{EVENT}$ pin functions as \overline{EVENT} pin.	
-	P1 ₆ /EVENT pin functions as P1 ₆ pin.

Bit 5: $P1_5/\overline{IRQ_5}/TMOE$ pin function switch (IRQC5)

Bit 5

IRQC5	Description	
0	P1 ₅ /IRQ ₅ /TMOE pin functions as P1 ₅ /TMOE pin.*	(initial value)
1	$P1_5/\overline{IRQ_5}/TMOE$ pin functions as $\overline{IRQ_5}$ pin.	

Note: * On use of this pin as TMOE pin, see 7.3.2, Port Mode Register 4 (PMR4).

Bit 4: P1₄/IRQ₄ pin function switch (IRQC4)

Bit 4

IRQC4	Description	
0	$P1_4/\overline{IRQ_4}$ pin functions as $P1_4$ pin.	(initial value)
1	$P1_4/\overline{IRQ_4}$ pin functions as $\overline{IRQ_4}$ pin.	

Bit 3: $P1_3/\overline{IRQ_3}$ pin function switch (IRQC3)

IRQC3	Description					
0	$P1_3/\overline{IRQ_3}$ pin functions as $P1_3$ pin.	(initial value)				
1	$P1_3/\overline{IRQ_3}$ pin functions as $\overline{IRQ_3}$ pin.					

Description	
$P1_2/\overline{IRQ_2}$ pin functions as $P1_2$ pin.	(initial value)
$P1_2/\overline{IRQ_2}$ pin functions as $\overline{IRQ_2}$ pin.	
	$P1_2/\overline{IRQ_2}$ pin functions as $P1_2$ pin.

Bit 2: $P1_2/\overline{IRQ_2}$ pin function switch (IRQC2)

Bit 1: $P1_1/\overline{IRQ_1}$ pin function switch (IRQC1)

Description	
$P1_1/\overline{IRQ_1}$ pin functions as $P1_1$ pin.	(initial value)
$P1_1/\overline{IRQ_1}$ pin functions as $\overline{IRQ_1}$ pin.	
	$P1_1/\overline{IRQ_1}$ pin functions as $P1_1$ pin.

Bit 0: $P1_0/\overline{IRQ_0}$ pin function switch (IRQC0)

Bit 0		
IRQC0	Description	
0	$P1_0/\overline{IRQ_0}$ pin functions as $P1_0$ pin.	(initial value)
1	$P1_0/\overline{IRQ_0}$ pin functions as $\overline{IRQ_0}$ pin.	

2. IRQ edge select register (IEGR)

Bit	7	6	5	4	3	2	1	0
	—	—	—	IEG4	—	_	IEG1	IEG0
Initial value	1	1	1	0	1	1	0	0
Read/Write	_	_	_	R/W	_	_	R/W	R/W

IEGR is an 8-bit read/write register, used to designate whether pins $\overline{IRQ_0}$, $\overline{IRQ_1}$, and $\overline{IRQ_4}$ are set to rising edge sensing or falling edge sensing.

Bits 7 to 5: Reserved bits

Bits 7 to 5 are reserved; they always read 1, and cannot be modified.

Bit 4: $\overline{IRQ_4}$ pin input edge select (IEG4)

Bit 4		
IEG4	Description	
0	Falling edge of $\overline{IRQ_4}$ pin input is detected.	(initial value)
1	Rising edge of $\overline{IRQ_4}$ pin input is detected.	

Bits 3 and 2: Reserved bits

Bits 3 and 2 are reserved; they always read 1, and cannot be modified.

Rev. 3.00, 12/94, page 64 of 334



Bit 1: $\overline{\text{IRQ}_1}$ pin input edge select (IEG1)

Bit 1 IEG1	Description	
0	Falling edge of $\overline{IRQ_1}$ pin input is detected.	(initial value)
1	Rising edge of $\overline{IRQ_1}$ pin input is detected.	
1		

Bit 0: $\overline{IRQ_0}$ pin input edge select (IEG0)

Bit 0		
IEG0	Description	
0	Falling edge of $\overline{IRQ_0}$ pin input is detected.	(initial value)
1	Rising edge of $\overline{IRQ_0}$ pin input is detected.	

3. Interrupt enable register 1 (IENR1)

Bit	7	6	5	4	3	2	1	0
	_	—	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0
Initial value	1	1	0	0	0	0	0	0
Read/Write	—	—	R/W	R/W	R/W	R/W	R/W	R/W

IENR1 is an 8-bit read/write register for controlling whether external interrupts are enabled or disabled.

Bits 7 and 6: Reserved bits

Bits 7 and 6 are reserved; they always read 1, and cannot be modified.

Bits 5 to 0: IRQ_5 to IRQ_0 interrupt enable (IEN5 to IEN0)

Bit 5 to 0 IEN5 to IEN0	Description	
0	Disables interrupt requests via IRRI5 to IRRI0.	(initial value)
1	Enables interrupt requests via IRRI5 to IRRI0.	



4. Interrupt enable register 2 (IENR2)

Bit	7	6	5	4	3	2	1	0
	—	—	IENDT	IENTE	IENTD	IENTC	IENTB	IENTA
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

IENR2 is an 8-bit read/write register for controlling whether direct transfer and timer A to E overflow interrupts are enabled or disabled.

Bits 7 and 6: Reserved bits

Bits 7 and 6 are reserved. Both read and write are possible.

Bit 5: Direct transfer interrupt enable (IENDT)

Bit 5 IENDT	Description	
0	Disables interrupt requests (direct transfer) via IRRDT.	(initial value)
1	Enables interrupt requests via IRRDT.	

Bits 4 to 0: Timer E to A interrupt enable (IENTE to IENTA)

Bits 4 to 0 IENTE to IENTA	A Des	cription									
0	Disa	Disables interrupt requests via IRRTE to IRRTA. (initial value)									
1	Ena	bles interr	upt reques	sts via IRR	RTE to IRR	TA.					
5. Interrupt en	able regist	er 3 (IEN	R3)								
Bit	7	6	5	4	3	2	1	0			
	IENAD	IENKS	—	_	_	—	IENS2	IENS1			
Initial value	0	0	1	1	1	1	0	0			
Read/Write	R/W	R/W	_	_	_	_	R/W	R/W			

IENR3 is an 8-bit read/write register for controlling whether interrupts for A/D conversion complete, key scan, and serial communication interface 1 and 2 are enabled or disabled.



Bit 7: A/D conversion complete interrupt enable (IENAD)

Bit 7 IENAD	Description	
0	Disables interrupt requests via IRRAD.	(initial value)
1	Enables interrupt requests via IRRAD.	

Bit 6: Key scan interrupt enable (IENKS)

Bit 6		
IENKS	Description	
0	Disables interrupt requests via IRRKS.	(initial value)
1	Enables interrupt requests via IRRKS.	

Bits 5 to 2: Reserved bits

Bits 5 to 2 are reserved; they always read 1, and cannot be modified.

Bit 1, 0 IENS2, IENS1	Description	
0	Disables interrupt requests via IRRS2 and IRRS1.	(initial value)
1	Enables interrupt requests via IRRS2 and IRRS1.	

6. Interrupt request register 1 (IRR1)

Bit	7	6	5	4	3	2	1	0
			IRRI5	IRRI4	IRRI3	IRRI2	IRRI1	IRRI0
Initial value	1	1	0	0	0	0	0	0
Read/Write	_	_	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*

Note: * Write is enabled only for writing of 0 to clear flag.

IRR1 is an 8-bit read/write register, which is set to 1 when an external interrupt is requested.

RENESAS

Bits 7 and 6: Reserved bits

Bits 7 and 6 are reserved; they always read 1, and cannot be modified.

Rev. 3.00, 12/94, page 67 of 334

Bits 5 to 0: IRQ₅ to IRQ₀ interrupt request (IRRI5 to IRRI0)

Bits 5 to 0 IRRI5 to IRRI0	Description						
0	No interrupt request on the corresponding pin ($\overline{IRQ_5}$ to $\overline{IRQ_0}$). (initial value)						
1	Setting conditions: When interrupt input is set for the corresponding pin $(IRQ_5 \text{ to } IRQ_0)$ by PMR1, and when the edge designated for that pin is input, the corresponding flag (IRRI5 to IRRI0) is set to 1.						
	Clearing method: The flag is not automatically cleared when an interrupt is accepted. Software must be programmed to clear the flag to 0.						

7. Interrupt request register 2 (IRR2)

Bit	7	6	5	4	3	2	1	0
	—	—	IRRDT	IRRTE	IRRTD	IRRTC	IRRTB	IRRTA
Initial value	0	0	0	0	0	0	0	0
Read/Write	_	—	R/W*	R/W*	R/W*	R/W*	R/W*	R/W*

Note: * Write is enabled only for writing of 0 to clear flag.

IRR2 is an 8-bit read/write register, which is set to 1 when a direct transfer or Timer A to E overflow interrupt is requested.

Bits 7 and 6: Reserved bits

Bits 7 and 6 are reserved; they always read 0, and only 0 may be written.

Bit 5: Direct transfer interrupt request (IRRDT)

Bits 5 IRRDT	Description	
0	No direct transfer interrupt request. (in	nitial value)
1	Setting conditions: In subactive mode, when the system control register (SYSCR2) DTON bit = 1, and the system control register 2 (SYSCR2) LSC execution of a SLEEP instruction results in direct transfer to active mode v mode. When this happens, a direct transfer interrupt is requested and the flag is set to 1.	ON bit = 0, ria watch
	Clearing method: The flag is not automatically cleared when an interrupt accepted. Software must be programmed to clear the flag to 0.	t is



Bits 4 to 0: Timers E to A interrupt request (IRRTE to IRRTA)

Bits 4 to 0 IRRTE to IRRTA	Description					
0	No overflow interrupt request on the corresponding timer (E to A).	(initial value)				
1	Setting conditions: When a Timer E to A overflow interrupt is requested, the corresponding flag (IRRTE to IRRTA) is set to 1.					
	Clearing method: The flag is not automatically cleared wher accepted. Software must be programmed to clear the flag to					

8. Interrupt request register 3 (IRR3)

Bit	7	6	5	4	3	2	1	0
	IRRAD	IRRKS	_		_	—	IRRS2	IRRS1
Initial value	0	0	1	1	1	1	0	0
Read/Write	R/W*	R/W*	_	_	_	_	R/W*	R/W*

Note: * Write is enabled only for writing of 0 to clear flag.

IRR3 is an 8-bit read/write register, which is set to 1 when an interrupt is requested for A/D conversion complete, key scan, or serial communication interface 2 or 1.

Bit 7: A/D conversion complete interrupt request (IRRAD)

Bit 7 IRRAD	Description	
0	No A/D conversion complete interrupt request.	(initial value)
1	Setting conditions: When the A/D converter completes A/D is requested and the IRRAD flag is set to 1.	conversion, an interrupt
	Clearing method: The flag is not automatically cleared when accepted. Software must be programmed to clear the flag to (1

Bit 6: Key scan interrupt request (IRRKS)

Bit 6 IRRKS	Description	
0	No key scan interrupt request.	(initial value)
1	Setting conditions: When the VFD controller/driver requests an in flag is set to 1.	terrupt, the IRRKS
	Clearing method: The flag is not automatically cleared when an in accepted. Software must be programmed to clear the flag to 0.	terrupt is

Bits 5 to 2: Reserved bits

Bits 5 to 2 are reserved; they always read 1, and cannot be modified.

Bits 1 and 0: Serial communication interface 2 and 1 interrupt request (IRRS2, IRRS1)

Bits 1, 0 IRRS2, IRRS1	Description
0	No transfer complete or error interrupt request by the (initial value) corresponding serial communication interface.
1	Setting conditions: When an interrupt is requested due to transfer complete or error on serial communication interface 2 or 1, the corresponding flag (IRRS2 or IRRS1) is set to 1.
	Clearing method: The flag is not automatically cleared when an interrupt is accepted. Software must be programmed to clear the flag to 0.

3.2.4 External Interrupts

There are six external interrupts, IRQ_5 to IRQ_0 . These interrupts are requested by means of input signals at pins $\overline{IRQ_5}$ to $\overline{IRQ_0}$.

Interrupts IRQ_4 , IRQ_1 , and IRQ_0 are detected by either rising edge sensing or falling edge sensing, depending on the settings of bits IEG4, IEG1, and IEG0 in the IRQ edge select register (IEGR). The other external interrupts, IRQ_5 , IRQ_3 , and IRQ_2 , are detected by falling edge sensing only. In order to validate external interrupt input, it is first necessary to set the corresponding bit in port mode register 1 (PMR1) to 1.

When the designated edge is input at pins $\overline{IRQ_5}$ to $\overline{IRQ_0}$, the corresponding bit in interrupt request register 1 (IRR1) is set to 1. After the interrupt is accepted, the flag that was set is not automatically cleared, so the interrupt handling routine must be programmed to clear the flag to 0. A given interrupt request may be masked by clearing its interrupt enable flag to 0.

Interrupts IRQ_5 to IRQ_0 are enabled by setting to 1 bits IEN5 to IEN0 in interrupt enable register 1. All interrupts can be masked by setting the I bit in CCR to 1.

When an interrupt exception request is received for interrupts IRQ_5 to IRQ_0 and an interrupt handler is executed, the I bit is set to 1. The order of priority is from IRQ_0 (high) to IRQ_5 (low). For details see table 3-2.

A noise canceller function can be set for IRQ_0 interrupts, in which case a noise cancellation circuit double-samples its input every 256 states. If the sampling results do not match, noise is assumed and the request is not accepted.

Rev. 3.00, 12/94, page 70 of 334

Renesas

3.2.5 Internal Interrupts

There are ten internal interrupts that can be raised by the on-chip peripheral modules. These interrupts can be masked by setting the I bit in CCR to 1. When an internal interrupt request is accepted and an interrupt handler is executed, the I bit is set to 1. On the order of priority of interrupts from on-chip peripheral modules, see table 3-2.

3.2.6 Operations When an Interrupt is Raised

Interrupts are controlled by an interrupt controller. Figure 3-2 gives a block diagram of this interrupt controller, while figure 3-3 shows the flow up to interrupt acceptance.




Figure 3-2 Block Diagram of Interrupt Controller




Figure 3-3 Flow up to Interrupt Acceptance



The following operations take place when an interrupt is raised.

- 1. When an interrupt is raised by external interrupt pin input or by a peripheral module, an interrupt request signal is sent to the interrupt controller.
- 2. When the interrupt controller is sent an interrupt request signal, it sets the interrupt request flag.
- 3. Of the interrupts for which the corresponding interrupt enable flag is set to 1, that with the highest priority is selected, while the others are masked. (See table 3-2.)
- 4. The CCR I bit is referenced, and if it is cleared to 0, the highest priority interrupt request is accepted. If the I bit is set to 1, the interrupt request is deferred.
- 5. If an interrupt request is accepted, then after the presently executing instruction is completed, PC and CCR contents are saved to the stack. The stack state in this case is as shown in figure 3-4. The PC value saved in the stack shows the address of the first instruction to be executed upon return from the interrupt.
- 6. The CCR I bit is set to 1, masking all other interrupts.
- 7. A vector address is generated for the accepted interrupt, then the contents of that address are read and sent to PC. When program execution resumes, it starts from this address indicated in PC.
- Note: No interrupt detection takes place immediately after completion of ORC, ANDC, XORC, or LDC instructions.






Figure 3-4 Stack State after Completion of Interrupt Exception Handling

Figure 3-5 shows a typical interrupt sequence.






Figure 3-5 Interrupt Sequence



3.2.7 Return from an Interrupt

After completion of interrupt handling, the handler routine ends by executing an RTE instruction, to resume the original program from the point the interrupt. When RTE is executed, the values saved in the stack are restored to CCR and PC as shown in figure 3-6. Instruction execution resumes from the address indicated in PC.




Figure 3-6 Stack State When RTE Instruction is Executed

3.2.8 Interrupt Response Time

Table 3-4 shows the number of wait states after an interrupt request flag is set and until the first instruction of the interrupt handler is executed.

Table 3-4 Interrupt Wait States

No.	Item	States
1	Waiting time for completion of executing instruction*	1 to 13
2	Saving of PC and CCR to stack	4
3	Vector fetch	2
4	Instruction fetch	4
5	Internal processing	4
	Total	15 to 27

Note: * Not including EEPMOV instruction.



3.2.9 Valid Interrupts in Each Mode

Table 3-5 shows the valid interrupts in each mode. For details of the modes, see 3.3, System Modes.

Table 3-5 Valid Interrupts in Each Mode

	Mode					
Interrupt	Active	Sleep	Standby	Watch	Subactive	
IRQ ₀	О	О	О	О	0	
IRQ ₁	О	О	О	×	×	
IRQ ₂	О	×	×	×	×	
IRQ ₃	О	×	×	×	×	
IRQ ₄	О	×	×	×	×	
IRQ ₅	О	×	×	×	×	
Key scan	О	×	×	×	×	
Timer A overflow	О	О	×	О	0	
Timer B overflow	О	×	×	×	×	
Timer C overflow	О	×	×	×	×	
Timer D overflow	0	×	×	×	×	
Timer E overflow	О	×	×	×	×	
Direct transfer	×	×	×	×	Δ	
SCI1 transfer complete, error	О	×	×	×	×	
SCI2 transfer complete, error	О	×	×	×	×	
A/D conversion complete	О	×	×	×	×	

Note: The above table does not include interrupts raised during a mode transition.

Notation:

- When an interrupt request flag is set, interrupt exception handling is started if the CCR I bit = 0 and the interrupt enable bit = 1 for that interrupt. In sleep mode, standby mode, and watch mode, mode transition takes place before the interrupt exception handler starts.
- ∆: When a SLEEP instruction is executed while the DTON bit = 1 and the LSON bit = 0, the system goes to watch mode and the interrupt request flag is set in synchronization with the subclock. When the interrupt request flag is set, if that interrupt enable flag = 1 and the CCR I bit = 0, the system goes to active mode and the interrupt exception handler starts.
- ×: The interrupt request flag is not set, and no mode transition occurs.

3.2.10 Notes on Stack Area Use

When word data is accessed with the H8/300L Series, the least significant bit of the address is read as 0. Access to the stack always takes place in word size, so the stack pointer (SP: R7) should not indicate an odd address. To avoid this, use PUSH Rn (MOV.W Rn, @–SP) or POP Rn (MOV.W @SP+, Rn) to save or restore register values.

Setting an odd address in SP may cause the CPU to misoperate. An example of this is shown in figure 3-7.




Figure 3-7 CPU Operation When Odd Address is Set in SP

Word access is also performed when the condition code register (CCR) is saved and restored by the interrupt exception-handling sequence and RTE instruction. When CCR is saved, the CCR value is saved in both the upper and lower bytes of the word data. When CCR is restored, it is loaded with the value at the even address. The value at the odd address is ignored.

3.3 System Modes

The H8/300L CPU is equipped with power-down modes for minimizing power dissipation. These and the other system modes are described below. There are five modes altogether, as follows.

- Active mode
- Sleep mode
- Standby mode
- Watch mode

Low-power operation modes

• Subactive mode

Figure 3-8 shows the transitions among these modes.




Figure 3-8 System Mode Transition Diagram

3.3.1 Active Mode

In active mode, the CPU executes programs in synchronization with the system clock.

3.3.2 Low-Power Operation Mode

The H8/300L CPU supports four low-power operation modes, sleep mode, standby mode, watch mode, and subactive mode. These modes are described below.

- Sleep mode: Sleep mode is entered by executing a SLEEP instruction while the SSBY bit in system control register 1 (SYSCR1) is cleared to 0. As soon as the SLEEP instruction has been executed, the CPU and on-chip peripheral modules halt operation. The contents of the internal registers of the CPU and on-chip peripheral modules, as well as the RAM contents, are retained.
- Standby mode: Standby mode is entered by executing a SLEEP instruction while the SSBY bit in system control register 1 (SYSCR1) is set to 1 and timer mode register A (TMA) bit TMA3 = 0. In this mode, the CPU, system clock, and on-chip peripheral modules halt all operations. Output from the on-chip peripheral modules is reset; but as long as a minimum required voltage is applied, the contents of the internal registers of the CPU and on-chip peripheral modules, as well as the RAM contents, are retained. Standard I/O ports go to high impedance state, and high-voltage ports go to PMOS buffer off state.
- Watch mode: Watch mode is entered by executing a SLEEP instruction while the SSBY bit in system control register 1 (SYSCR1) is set to 1 and timer mode register A (TMA) bit TMA3 = 1. In this mode, the CPU, system clock, and on-chip peripheral modules (except for the time base of Timer A) halt all operations. Output from the on-chip peripheral modules is reset; but as long as a minimum required voltage is applied, the contents of the internal registers of the CPU and on-chip peripheral modules, as well as the RAM contents, are retained. Standard I/O ports go to high impedance state, and high-voltage ports go to PMOS buffer off state.
- Subactive mode: Subactive mode is entered when a time base or IRQ₀ interrupt request is accepted in watch mode while the LSON bit in system control register 1 (SYSCR1) is set to 1. In this mode the CPU operates in synchronization with the subclock. On-chip peripheral modules other than Timer A halt operation. Output from the on-chip peripheral modules is reset; but as long as a minimum required voltage is applied, the contents of the internal registers of the on-chip peripheral modules are retained. Standard I/O ports go to high impedance state, and high-voltage ports go to PMOS buffer off state.



Table 3-6 shows the internal states in each mode.

Function		Active	Sleep	Standby	Watch	Subactive
System clock	System clock		Functions	Halted	Halted	Halted
Subclock		Functions	Functions	Functions	Functions	Functions
CPU operation	Instruction	Functions	Halted	Halted	Halted	Functions
	RAM	Functions	Retained	Retained	Retained	Functions
	Register	Functions	Retained	Retained	Retained	Functions
	I/O	Functions	Retained	Retained*1	Retained*1	Functions*1, *2
Peripheral module	IRQ ₀	Functions	Functions	Functions	Functions	Functions
interrupts	IRQ ₁	Functions	Functions	Functions	Retained	Retained
	IRQ ₂ to IRQ ₅	Functions	Retained	Retained	Retained	Retained
	Timer A	Functions	Functions	Retained	Functions*3	Functions*3
	Timer B	Functions	Retained	Retained	Retained	Retained
	Timer C	Functions	Retained	Retained	Retained	Retained
	Timer D	Functions	Retained	Retained	Retained	Retained
	Timer E	Functions	Retained	Retained	Retained	Retained
	SCI1, SCI2	Functions	Retained	Retained	Retained	Retained
	VFD	Functions	Retained (output is reset)	Retained (output is reset)	Retained (output is reset)	Retained (output is reset)
	PWM	Functions	Retained (output is reset)	Retained (output is reset)	Retained (output is reset)	Retained (output is reset)
	A/D	Functions	Retained	Retained	Retained	Retained

RENESAS

Table 3-6	Internal	States in	n Operation	Modes
-----------	----------	-----------	-------------	-------

Notes: 1. Register contents retained; output high-impedance.

2. Input (read) functions.

3. Functions when the time base function is selected.

1. Sleep mode

Operation in sleep mode is described below.

• Transition to sleep mode

The system goes from active mode to sleep mode when a SLEEP instruction is executed while the SSBY bit in system control register 1 (SYSCR1) is cleared to 0. In this mode CPU operation is halted but the register, RAM, and port contents are retained. The clock pulse generator operates, as do external interrupts (IRQ₁ and IRQ₀) and timer A.

Clearing sleep mode

Sleep mode is cleared by an interrupt (IRQ₁, IRQ₀, or timer A) or by input at the $\overline{\text{RES}}$ pin.

— Clearing by interrupt (IRQ_1 , IRQ_0 , or timer A)

When IRQ_1 , IRQ_0 , or timer A interrupt request is raised, sleep mode is cleared and an interrupt exception handler starts processing. When the I bit in the condition code register (CCR) is set to 1 or the particular interrupt is masked by the interrupt enable register, sleep mode is not cleared.

Before transition to sleep mode, other interrupts should be disabled.

— Clearing by $\overline{\text{RES}}$ pin

When the $\overline{\text{RES}}$ pin goes to low level, the CPU goes to reset state and sleep mode is cleared.

2. Standby mode

Operation in standby mode is described below.

• Transition to standby mode

The system goes from active mode to standby mode when a SLEEP instruction is executed while the SSBY bit in system control register 1 (SYSCR1) is set to 1 and bit TMA3 in timer mode register A (TMA) is cleared to 0. In standby mode the clock pulse generator stops, so the CPU and on-chip peripheral modules stop functioning. As long as a minimum required voltage is applied, the CPU register contents and data in the on-chip RAM will be retained. Standard I/O ports go to high impedance state, and high-voltage ports go to PMOS buffer off state.



• Clearing standby mode

Standby mode is cleared by an external interrupt (IRQ₁, IRQ₀) or by input at the $\overline{\text{RES}}$ pin.

— Clearing by interrupt (IRQ_1 , IRQ_0)

When an IRQ_1 , IRQ_0 interrupt signal is input, the clock pulse generator starts. After the time set in bits STS2–STS0 in system control register 1 (SYSCR1) has elapsed, a stable clock signal is supplied to the LSI as a whole, standby mode is cleared, and the interrupt exception handler starts processing. Before the system goes to standby mode, other interrupts should be disabled. When the I bit in the condition code register (CCR) is set to 1 or the particular interrupt is masked by the interrupt enable register, standby mode is not cleared.

— Clearing by $\overline{\text{RES}}$ pin

When the $\overline{\text{RES}}$ pin goes to low level, the clock pulse generator starts and standby mode is cleared. After the time for stabilizing of pulse generator output has elapsed, when the $\overline{\text{RES}}$ pin is switched to high level the CPU starts processing the exception handler.

Since clock signals are supplied to the entire LSI at the same time as the clock pulse generator starts functioning, the $\overline{\text{RES}}$ pin should be kept at low level until the pulse generator output stabilizes.


3. Watch mode

Operation in watch mode is described below.

• Transition to watch mode

The system goes from active mode to watch mode when a SLEEP instruction is executed while the SSBY bit in system control register 1 (SYSCR1) is set to 1 and bit TMA3 in timer mode register A (TMA) is set to 1. From subactive mode, watch mode is entered when a SLEEP instruction is executed while the DTON bit in system control register 2 (SYSCR2) is cleared to 0.

In watch mode, operation of the system clock pulse generator and of on-chip peripheral modules (except timer A time base) is halted. Output from the on-chip peripheral modules is reset; but as long as a minimum required voltage is applied, the contents of the internal registers of the CPU and on-chip peripheral modules, and the on-chip RAM contents, are retained.





Clearing watch mode

Watch mode is cleared by timer A clock function interrupt (time base), by an IRQ_0 interrupt, or by input at the \overline{RES} pin.

- Clearing by timer A time base interrupt or IRQ₀ interrupt

When timer A overflow occurs or an IRQ_0 interrupt signal is input, if the LSON bit in system control register 1 (SYSCR1) is cleared to 0, the clock pulse generator starts. After the time set in bits STS2–STS0 in system control register 1 (SYSCR1) has elapsed, a stable clock signal is supplied to the LSI as a whole, watch mode is cleared, and the interrupt exception handler starts processing. If LSON = 1, the system goes to subactive mode.

In watch mode, the clock signal is divided into a subclock (ϕ_{SUB}), which is supplied to timer A. Timer A then switches to time base operation.

Before the system goes to watch mode, other external interrupts should be disabled. When the I bit in the condition code register (CCR) is set to 1 or the particular interrupt is masked by the interrupt enable register, watch mode is not cleared.

- Clearing by RES pin

When the $\overline{\text{RES}}$ pin goes to low level, the clock pulse generator starts and watch mode is cleared. After the time for stabilizing of pulse generator output has elapsed, when the $\overline{\text{RES}}$ pin is switched to high level the CPU starts processing the exception handler.

Since clock signals are supplied to the entire LSI at the same time as the clock pulse generator starts functioning, the $\overline{\text{RES}}$ pin should be kept at low level until the pulse generator output stabilizes.

4. Subactive mode

Operation in subactive mode is described below.

Transition to subactive mode

Subactive mode is entered from watch mode when the LSON bit in system control register 1 (SYSCR1) is set to 1 at the time of a timer A time base interrupt or IRQ_0 interrupt request.

In subactive mode, the CPU operates in synchronization with the subclock (ϕ_{SUB}). The onchip peripheral modules (except for timer A time base) halt operation. Output from the onchip peripheral modules is reset; but as long as a minimum required voltage is applied, the contents of the internal registers of the on-chip peripheral modules are retained. Standard I/O ports go to high impedance state, and high-voltage ports go to PMOS buffer off state.

Rev. 3.00, 12/94, page 84 of 334



• Clearing subactive mode

Subactive mode is cleared by a SLEEP instruction or by input at the $\overline{\text{RES}}$ pin.

— Clearing by SLEEP instruction

When a SLEEP instruction is executed in subactive mode, the subactive mode is cleared. If the DTON bit of system control register 2 (SYSCR2) is cleared to 0 at the time the SLEEP instruction is executed, the system goes to watch mode. If DTON = 1 and LSON = 0, then when a direct transfer interrupt request is raised the clock pulse generator starts operation. After the time set in bits STS2–STS0 in system control register 1 (SYSCR1) has elapsed, a stable clock signal is supplied to the LSI as a whole, and the system goes to active mode.

Before the system goes to active mode, other interrupts should be disabled. When the I bit in the condition code register (CCR) is set to 1 or the direct transfer interrupt is masked in the interrupt enable register, direct transfer from subactive mode to active mode does not take place.

— Clearing by $\overline{\text{RES}}$ pin

When the $\overline{\text{RES}}$ pin goes to low level, the clock pulse generator starts and subactive mode is cleared. After the time for stabilizing of pulse generator output has elapsed, when the RES pin is switched to high level the CPU starts processing the exception handler.

Since clock signals are supplied to the entire LSI at the same time as the clock pulse generator starts functioning, the $\overline{\text{RES}}$ pin should be kept at low level until the pulse generator output stabilizes.



3.3.3 Application Notes

- 1. In order to ensure sufficient time for the clock pulse generator to reach stable operation after clearing of standby mode or watch mode, or after direct transfer from subactive to active mode, bits STS2–STS0 in system control register 1 (SYSCR1) should be set as follows.
- When a ceramic oscillator is used

Set bits STS2–STS0 for a waiting time of at least 10 ms (see figure 3-9). For details, see 3.4.1, System Control Register 1 (SYSCR1).

• When an external clock is used

Any values may be set. Normally the minimum time (STS2 = STS1 = STS0 = 0) should be set.




Figure 3-9 Waiting time

 Transition from subactive mode to active mode should be made when the LSON bit in SYSCR1 is cleared to 0 and the DTON bit in system control register 2 (SYSCR2) is set to 1. Direct transfer is not possible when LSON bit = 1.



3.4 System Control Registers

Table 3-7 shows how the system control registers (SYSCR1 and SYSCR2) are configured. These two registers are used to control the power-down modes.

Table 3-7 Register Configuration

Name	Abbreviation	R/W	Initial Value	Address
System control register 1	SYSCR1	R/W	H'00	H'FFF0
System control register 2	SYSCR2	R/W	H'F4	H'FFF1

3.4.1 System Control Register 1 (SYSCR1)

Bit	7	6	5	4	3	2	1	0	_
	SSBY	STS2	STS1	STS0	LSON	—	_		
Initial value	0	0	0	0	0	0	0	0	-
Read/Write	R/W*	R/W	R/W	R/W	R/W	R/W	_	_	

Note: * Write is enabled only in active mode.

SYSCR1 is an 8-bit read/write register for control of power-down modes.

Bit 7: Standby (SSBY)

This bit designates transition to standby mode.

When standby mode is cleared by an external interrupt and the system goes to active mode, this bit remains set to 1. It must be cleared by writing a 0. Writing is possible only in active mode.

Bit 7 SSBY	Explanation	
0	When a SLEEP instruction is executed transition from active mode to sleep mode occures.	(initial value)
1	When a SLEEP instruction is executed transition from active mode to s watch mode occures.	tandby mode or



Bits 6 to 4: Standby timer select 2 to 0 (STS2 to STS0)

-

When a mode in which the system clock is stopped (standby, watch, or subactive mode) is cleared, the time the system waits for stable clock operation is set in these bits. Designation should be made as per the table below, based on the operating frequency, for a wait time of at least 10 ms.

Bit 6 STS2	Bit 5 STS1	Bit 4 STS0	Explanation
0	0	0	Wait time = 8,192 states. (initial value)
0	0	1	Wait time = 16,384 states.
0	1	0	Wait time = 32,768 states.
0	1	1	Wait time = 65,536 states.
1	*	*	Wait time = 131,072 states.

Note: * Don't care.

Bit 3: Low speed on flag (LSON)

This bit chooses the system clock (ϕ) or subclock (ϕ_{SUB}) as the CPU operating clock when watch mode is cleared. Since this relates to the transitions between operation modes, functioning is based on the combination of other control bits and interrupt input.

Bit 3 LSON	Evaluation	
LSON	Explanation	
0	The CPU operates on the system clock (ϕ).	(initial value)
1	The CPU operates on the subclock (ϕ_{SUB}).	

Bit 2: Reserved bit

This bit is reserved. Both read and write are possible.

Bits 1 and 0: Reserved bits

These bits are reserved; they are always read as 0, and cannot be modified.



3.4.2 System Control Register 2 (SYSCR2)

Bit	7	6	5	4	3	2	1	0
	—			—	DTON	—	_	—
Initial value	1	1	1	1	0	1	0	0
Read/Write	_	_	_	_	W*	_	R/W	R/W

Note: * Write is enabled only in subactive mode.

SYSCR2 is an 8-bit read/write register for control of direct transfer from subactive mode to active mode.

Bits 7 to 4: Reserved bits

These bits are reserved; they are always read as 1, and cannot be modified.

Bit 3: Direct transfer on flag (DTON)

This bit designates whether transition is made to active mode or to watch mode when a SLEEP instruction is executed in subactive mode. When transfer to active mode is designated, the transition takes place via watch mode to allow time for the clock pulse generator to achieve stable operation.

Bit 3 DTON	Explanation				
0	When a SLEEP instruction is executed in subactive mode, the system (initial value) goes to watch mode.				
1	When a SLEEP instruction is executed in subactive mode while the LSON bit in system control register 1 (SYSCR1) is cleared to 0, a direct transfer interrupt request is raised the system goes to active mode via watch mode, and the interrupt exception handler is processed.				


RENESAS

Bit 2: Reserved bit

This bit is reserved; it is always reads as 1, and cannot be modified.

Bits 1 and 0: Reserved bits

These bits are reserved. Both read and write are possible.



Rev. 3.00, 12/94, page 90 of 334



Section 4 ROM

4.1 Overview

The H8/3724 and H8/3754 Series LSIs are equipped with a mask ROM or electrically programmable ROM (PROM) on chip. ROM capacity is 24 kbytes for the H8/3723 and H8/3753, 32 kbytes for the H8/3724 and H8/3754, 40 kbytes for the H8/3725, and 48 kbytes for the H8/3726. The ROM is connected to the CPU by means of a 16-bit data bus, allowing high-speed 2-state access for both byte data and word data. The H8/3724ZTATTM version has a 32-kbyte PROM, and the H8/3726ZTATTM version has a 48-kbyte PROM.

4.1.1 Block Diagram

Figure 4-1 gives a block diagram of the on-chip ROM.




Figure 4-1 ROM Block Diagram

4.2 PROM Mode

4.2.1 Setting to PROM Mode

If the on-chip ROM is a PROM, setting the chip to PROM mode stops operation as a microcontroller and allows the PROM to be programmed in the same way as an ordinary EPROM. The H8/3724ZTATTM is programmed in the same way as the HN27C256H EPROM, while the H8/3726ZTATTM is programmed like the HN27C101. Table 4-1 shows how to set the chip to PROM mode.

Table 4-1 Setting to PROM Mode

Pin Name	Setting
Test pin TEST	High level
Mode pin MD ₀ (P4 ₀ /FS ₁₆)	Low level
Mode pin MD ₁ (P4 ₁ /FS ₁₇)	
Mode pin MD ₂ (P1 ₇ /V _{disp})	High level

4.2.2 Socket Adapter Pin Arrangement and Memory Map

A standard PROM programmer is used to program the PROM, along with a socket adapter for conversion to 28 or 32 pins as shown in table 4-2.

Figure 4-2 shows pin correspondence of the socket adapter. The memory map is shown in figure 4-3.

Table 4-2 Socket Adapter

Product	Package	Socket Adapter
H8/3724ZTAT™	80-pin (FP-80A)	HS3724ESH01H
	80-pin (FP-80B)	HS3724ESF01H
H8/3726ZTAT™	80-pin (FP-80A)	HS3726ESH01H
	80-pin (FP-80B)	HS3726ESF01H



H8/3724ZTAT™

EPROM Socket

110/37242171				W SOCKEL
FP-80A	FP-80B	Pin	Pin	HN27C256F
10	12	RES	V _{PP}	1
64	66	P90	EO ₀	11
65	67	P91	EO1	12
66	68	P9 ₂	EO ₂	13
67	69	P93	EO ₃	15
68	70	P94	EO ₄	16
69	71	P9 ₅	EO ₅	17
70	72	P9 ₆	EO ₆	18
71	73	P9 ₇	EO ₇	19
30	32	P5 ₀	EA ₀	10
31	33	P5 ₁	EA1	9
32	34	P52	EA2	8
33	35	P53	EA3	7
34	36	P54	EA4	6
35	37	P55	EA ₅	5
36	38	P5 ₆	EA ₆	4
37	39	P5 ₇	EA ₇	3
47	49	P70	EA ₈	25
17	19	P1 ₆	EA ₉	24
49	51	P72	EA ₁₀	21
50	52	P73	EA ₁₁	23
51	53	P74	EA ₁₂	2
52	54	P7 ₅	EA ₁₃	26
53	55	P7 ₆	EA ₁₄	27
54	56	P77	CE	20
48	50	P7 ₁		22
26	28	P4 ₃	V _{cc}	28
27	29	P4 ₂		28
38	40	P1 ₇	V _{CC}	28
28	30	P4 ₁	V _{SS}	14
29	31	P4 ₀	V _{SS}	14
55, 74	57, 76	V _{CC} , AV _{CC}	V _{CC}	28
7, 3	9, 5	V _{SS} , AV _{SS}	V _{SS}	14
4, 6	6, 8	TEST, X1	V _{CC}	28
8	10	OSC1	V _{SS}	16

Note: Pins not indicated above should be left open.

Figure 4-2 Socket Adapter Pin Correspondence (1)

	8/3726ZTA				M Socket
FP-80A	FP-80B	Pin		Pin	HN27C101
10	12	RES		V _{PP}	1
64	66	P9 ₀		EO0	13
65	67	P9 ₁		EO1	14
66	68	P9 ₂		EO ₂	15
67	69	P9 ₃		EO3	17
68	70	P9 ₄		EO_4	18
69	71	P9 ₅		EO_5	19
70	72	P9 ₆		EO_6	20
71	73	P9 ₇		EO7	21
30	32	P5 ₀		EA ₀	12
31	33	P5 ₁		EA ₁	11
32	34	P5 ₂		EA ₂	10
33	35	P5 ₃		EA ₃	9
34	36	P5 ₄		EA_4	8
35	37	P55		EA ₅	7
36	38	P5 ₆		EA ₆	6
37	39	P5 ₇		EA ₇	5
47	49	P70		EA ₈	27
17	19	P1 ₆		EA ₉	26
49	51	P72		EA ₁₀	23
50	52	P73		EA ₁₁	25
51	53	P74		EA ₁₂	4
52	54	P75		EA ₁₃	28
53	55	P7 ₆		EA ₁₄	29
23	25	P4 ₆		EA ₁₅	3
22	24	P4 ₇		EA ₁₆	2
24	26	P4 ₅		PGM	31
54	56	P7 ₇			22
48	50	P7 ₁		OE	24
26	28	P4 ₃		V _{CC}	32
27	29	P4 ₂	 -	V _{CC}	32
38	40	P1 ₇		V _{CC}	32
28	30	P4 ₁		V _{CC} V _{SS}	16
29	30	P4 ₀		V _{SS}	16
55, 74	57, 76	V _{CC} , AV _{CC}		Vas	32
7, 3	9, 5			V _{CC}	16
4, 6		V _{SS} , AV _{SS} TEST, X1		V _{SS}	32
	6, 8			V _{CC}	
8	10	OSC ₁		V _{SS}	16

Note: Pins not indicated above should be left open.

Figure 4-2 Socket Adapter Pin Correspondence (2)






Figure 4-3 Memory Map in PROM Mode

Rev. 3.00, 12/94, page 95 of 334

4.3 H8/3724ZTAT Programming

The write, verify, and other sub-modes of PROM mode are selected as shown in table 4-3.

		Pin					
Mode	CE	OE	V _{PP}	V _{cc}	EO ₇ to EO ₀	EA ₁₄ to EA ₀	
Write	L	Н	V _{PP}	V_{CC}	Data input	Address input	
Verify	Н	L	V _{PP}	V _{CC}	Data output	Address input	
Programming disabled	Н	Н	V _{PP}	V _{CC}	High impedance	Address input	

 Table 4-3
 Sub-Mode Selection in PROM Mode (H8/3724ZTAT)

Notation:

L: Low level

H: High level

V_{PP}: V_{PP} level

V_{CC}: V_{CC} level

The specifications for writing and reading the on-chip PROM are identical to those for the HN27C256H standard EPROM.

4.3.1 Writing and Verifying

An efficient, high-speed programming method is provided for writing and verifying the PROM data. This method achieves high speed without any increase in voltage stress on the device and without lowering the reliability of written data. H'FF data is written in unused address areas.

The basic flow of this high-speed programming method is shown in figure 4-4. Table 4-4 and table 4-5 give the electrical characteristics in programming mode, while the timing chart is given in figure 4-5.






Figure 4-4 High-Speed Programming Flowchart (H8/3724)



Rev. 3.00, 12/94, page 97 of 334

Table 4-4 DC Characteristics (H8/3724)

(Conditions: $V_{CC} = 6.0 \text{ V} \pm 0.25 \text{ V}$, $V_{PP} = 12.5 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_a = 25^{\circ}C \pm 5^{\circ}C$)

ltem		Symbol	Min	Тур	Мах	Unit	Test Conditions
Input high- level voltage	EA_{14} to EA_0 , \overline{OE} , \overline{CE}	V _{IH}	2.4	—	V _{CC} + 0.3	V	
Input low- level voltage	EA_{14} to EA_0 , \overline{OE} , \overline{CE}	V _{IL}	-0.3	—	0.8	V	
Output high- level voltage	EO ₇ to EO ₀	V _{OH}	2.4	_	_	V	I _{OH} = -200 μA
Output low- level voltage	EO ₇ to EO ₀	V _{OL}	_	_	0.45	V	I _{OL} = 1.6 mA
Input leakage current	$\frac{\text{EO}_7}{\text{OE}, \text{ CE}} \frac{\text{to EO}_0, \text{ EA}_{14} \text{ to EA}_0,}{\text{CE}}$	I _{LI}	—	—	2	μA	V _{IN} = 5.25 V/0.5 V
V _{CC} current		I _{CC}	—	—	40	mA	
V_{PP} current		I _{PP}	_	_	40	mA	

Table 4-5AC Characteristics (H8/3724)

(Conditions: $V_{CC} = 6.0 \text{ V} \pm 0.25 \text{ V}$, $V_{PP} = 12.5 \text{ V} \pm 0.3 \text{ V}$, $T_a = 25^{\circ}C \pm 5^{\circ}C$)

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Address setup time	t _{AS}	2	_	_	μs	Figure 4-5*
OE setup time	t _{OES}	2	—	—	μs	-
Data setup time	t _{DS}	2	—	—	μs	-
Address hold time	t _{AH}	0	—	—	μs	-
Data hold time	t _{DH}	2	—	—	μs	-
Data output disable time	t _{DF}	0	—	130	ns	-
V _{PP} setup time	t _{VPS}	2	—	—	μs	-
Programming pulse width	t _{PW}	0.95	1.0	1.05	ms	-
CE pulse width for overwrite programming	t _{OPW}	2.85	_	78.75	ms	-
V _{CC} setup time	t _{VCS}	2	_		μs	-
Data output delay time	t _{OE}	0	_	500	ns	-
Notes: * Input pulse level: 0.8	3 to 2.2 V					

Input rise time/fall time \leq 20 ns

Timing reference levels Input: 1.0 V, 2.0 V

Output: 0.8 V, 2.0 V






Figure 4-5 PROM Write/Verify Timing (H8/3724)

4.3.2 Precautions When Writing

1. Use the specified voltage and timing for writing.

The programming voltage in PROM mode (V_{PP}) is 12.5 V. Use of a higher voltage than this can permanently damage the LSI. Be especially careful with respect to PROM programmer overshoot.

Setting the PROM programmer to Hitachi specifications for the HN27C256H specifications will result in a correct V_{PP} of 12.5 V.

- 2. Make sure the index marks on the PROM programmer socket, socket adapter, and the LSI pins are properly aligned so as to avoid excessive current flow to the LSI. Before writing, be sure the LSI is properly mounted in the socket adapter and PROM programmer.
- 3. Avoid touching the socket adapter or LSI during programming. A contact fault may occur, resulting in write error.

Rev. 3.00, 12/94, page 99 of 334

4.4 H8/3726ZTAT Programming

The write, verify, and other sub-modes of PROM mode are selected as shown in table 4-6.

					Pin		
Mode	CE	OE	PGM	V _{PP}	V _{cc}	O ₇ to O ₀	A ₁₆ to A ₀
Write	L	Н	L	V _{PP}	V_{CC}	Data input	Address input
Verify	L	L	Н	V _{PP}	V _{CC}	Data output	Address input
Programming	L	L	L	V _{PP}	V _{CC}	High impedance	Address input
disabled	L	Н	Н				
	Н	L	L				
	н	Н	н				
Notation:							

Table 4-6 Sub-Mode Selection in PROM Mode (H8/3726ZTAT)

L: Low level

H: High level

V_{PP}: V_{PP} level

V_{CC}: V_{CC} level

The specifications for writing and reading the on-chip PROM are identical to those for the HN27C101 standard EPROM. Do not set to page programming mode, however, since this mode is not supported.

4.4.1 Writing and Verifying

An efficient, high-performance programming method is provided for writing and verifying the PROM data. This method achieves high speed without any increase in voltage stress on the device and without lowering the reliability of written data. H'FF data is written in unused address areas.

Figure 4-6 shows the basic flow of this high-performance programming method. Table 4-7 and table 4-8 give the electrical characteristics in programming mode, while the timing chart is given in figure 4-7.






Figure 4-6 High-Speed Programming Flowchart (H8/3726)




Table 4-7 DC Characteristics (H8/3726)

(Conditions: $V_{CC} = 6.0 \text{ V} \pm 0.25 \text{ V}$, $V_{PP} = 12.5 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_a = 25^{\circ}C \pm 5^{\circ}C$)

				~			
Item		Symbol	Min	Тур	Max	Unit	Test Conditions
Input high-level voltage	$\begin{array}{c} EO_7 \text{ to } EO_0, EA_{16} \text{ to} \\ EA_0, \overline{OE}, \overline{CE}, \overline{PGM} \end{array}$	V_{IH}	2.4	—	V _{CC} + 0.3	V	
Input low-level voltage	EO_7 to EO_0 , EA_{16} to EA_0 , \overline{OE} , \overline{CE} , \overline{PGM}	V_{IL}	-0.3	—	0.8	V	
Output high- level voltage	EO ₇ to EO ₀	V _{OH}	2.4	—	—	V	I _{OH} = -200 μA
Output low- level voltage	EO ₇ to EO ₀	V _{OL}	—	_	0.45	V	I _{OL} = 1.6 mA
Input leakage current	$\begin{array}{c} EO_7 \text{ to } EO_0, EA_{16} \text{ to} \\ EA_0, \overline{OE}, \overline{CE}, \overline{PGM} \end{array}$	I _{LI}	—	_	2	μA	V _{in} = 5.25 V/0.5 V
V _{CC} current		I _{CC}	_	—	40	mA	
V _{PP} current		I _{PP}	_	_	40	mA	

Table 4-8 AC Characteristics (H8/3726)

(Conditions: $V_{CC} = 6.0 \text{ V} \pm 0.25 \text{ V}$, $V_{PP} = 12.5 \text{ V} \pm 0.3 \text{ V}$, $T_a = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$)

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Address setup time	t _{AS}	2	_	_	μs	See figure 4-7*
OE setup time	t _{OES}	2	—	—	μs	
Data setup time	t _{DS}	2	_	—	μs	
Address hold time	t _{AH}	0	_	_	μs	
Data hold time	t _{DH}	2	_	_	μs	
Data output disable time	t _{DF}	0	—	130	ns	
V _{PP} setup time	t _{VPS}	2	_	—	μs	
Programming pulse width	t _{PW}	0.19	0.20	0.21	ms	
OE pulse width for overwrite programming	t _{OPW}	0.19	—	5.25	ms	
V _{CC} setup time	t _{VCS}	2	_	—	μs	
CE setup time	t _{CES}	2	_	_	μs	
Data output delay time	t _{OE}	0	—	150	ns	

Note: Input pulse level: 0.8 V to 2.2 VInput rise/fall time $\leq 20 \text{ ns}$ Timing reference levels Input: 1.0 V, 2.0 VOutput: 0.8 V, 2.0 V

Output. 0.0






Figure 4-7 PROM Write and Verify Timing (H8/3726)

4.4.2 Precautions When Writing

1. Use the specified voltage and timing for writing.

The programming voltage in PROM mode (V_{PP}) is 12.5 V. Use of a higher voltage than this can permanently damage the LSI. Be especially careful with respect to PROM programmer overshoot.

Setting the PROM programmer to Hitachi specifications for the HN27C101 will result in a correct V_{PP} of 12.5 V.

2. Make sure the index marks on the PROM programmer socket, socket adapter, and the LSI pins are properly aligned so as to avoid excessive current flow to the LSI. Before writing, be sure the LSI is properly mounted in the socket adapter and PROM programmer.

Rev. 3.00, 12/94, page 103 of 334

- 3. Avoid touching the socket adapter or LSI during programming. A contact fault may occur, resulting in write error.
- 4. Do not set page programming mode, since this mode is not supported.
- 5. H8/3726 has a PROM size of 48 kbytes. When programming, write H'FF to addresses H'C000 to H'1FFFF.

4.5 Reliability of Written Data

An effective way to assure the data holding characteristics of the programmed chips is to bake them at 150°C, then screen them for data errors. This procedure quickly eliminates chips with PROM memory cells prone to early failure.

Figure 4-8 shows a flowchart of this screening procedure.




Figure 4-8 Recommended Screening Procedure

If write errors occur repeatedly while the same PROM programmer is being used, stop the programming and check for problems in the PROM programmer and socket adapter, etc.

In case problems appear in checking the program after writing and screening, please contact your Hitachi representative.

Rev. 3.00, 12/94, page 104 of 334




Section 5 RAM

5.1 Overview

The H8/3724 and H8/3754 Series LSIs are equipped with a high-speed static RAM on chip. RAM capacity is 384 bytes for the H8/3723, 512 bytes for the H8/3724, 640 bytes for the H8/3725, and 1,024 bytes for the H8/3726, H8/3753, and H8/3754.

5.1.1 Block Diagram

Figure 5-1 gives a block diagram of the on-chip RAM.





5.1.2 Display RAM Area

The H8/3724 and H8/3754 Series assigns RAM addresses H'FEC0 to H'FEFF for use as a display RAM for a VFD controller/driver. If no VFD controller/driver is used, this area is available as an ordinary RAM.



Section 6 Clock Pulse Generators

6.1 Overview

Clock oscillator circuitry (CPG: Clock Pulse Generator) is provided on chip. These circuits consist of a system clock pulse generator and a subclock pulse generator. The system clock pulse generator consists of a system clock oscillator, system clock divider, and prescaler S for use by on-chip peripheral modules. The subclock pulse generator consists of a subclock oscillator, subclock divider, and prescaler W for time-base use.

6.1.1 Block Diagram

Figure 6-1 gives a block diagram of the clock pulse generators.





Figure 6-1 Block Diagram of Clock Pulse Generators




6.2 System Clock Generator

A clock pulse signal is supplied to the system clock divider either by connecting to a crystal or ceramic oscillator, or by connecting to an external clock input.

- 1. Connecting to a crystal oscillator
- Circuit configuration

Figure 6-2 shows a typical method for connecting to a crystal oscillator.





Crystal oscillator

Figure 6-3 shows the equivalent circuit of a crystal oscillator. An oscillator having the characteristics given in table 6-1 should be used.




Figure 6-3 Equivalent Circuit of Crystal Oscillator

Table 6-1 Crystal Oscillator Parameters

	Frequency (MHz)				
	2	4	8		
R _s max (Ω)	500	100	50		
C _o max (pF)	7	7	7		

Rev. 3.00, 12/94, page 108 of 334



- 2. Connecting to a ceramic oscillator
- Circuit configuration

Figure 6-4 shows a typical method for connecting to a ceramic oscillator.




Figure 6-4 Typical Connection to a Ceramic Oscillator

3. Notes on board design

When generating a clock pulse by connecting the LSI to a crystal or ceramic oscillator, pay careful attention to the following points.

Avoid running signal lines close to the oscillator circuit, since the oscillator may be adversely affected by induction currents. (See figure 6-5.)

The board should be designed so that the oscillator and load capacitors are located as close as possible to pins OSC_1 and OSC_2 .






Figure 6-5 Board Design of Oscillator Circuit

- 4. External clock input
- Circuit configuration

When an external clock is used, it is input at pin OSC_1 . Pin OSC_2 should be left open. Figure 6-6 shows a typical connection.




Figure 6-6 External Clock Input (example)

External clock


Frequency	Twice clock frequency (ϕ)
Duty	45% to 55%



6.3 Subclock Generator

1. Connecting to 32.768 kHz crystal oscillator

A clock pulse signal is supplied to the subclock divider by connecting to a 32.768 kHz crystal oscillator, as shown in figure 6-7. The precautions here are the same as those noted above for the system clock.






Figure 6-8 shows the equivalent circuit of a crystal oscillator.




Figure 6-8 Equivalent Circuit of Crystal Oscillator

2. Pin connection when not using subclock

When no subclock is used, connect V_{CC} to pin X_1 and leave pin X_2 open, as shown in figure 6-9.




Figure 6-9 Pin Connection When Not Using Subclock

6.4 Note on Oscillators

Oscillator characteristics of both the masked ROM and ZTATTM versions are closely related to board design and should be carefully evaluated by the user, referring to the examples shown in this section. Oscillator circuit constants will differ depending on the oscillator element, stray capacitance in its interconnecting circuit, and other factors. Suitable constants should be determined in consultation with the oscillator element manufacturer. Design the circuit so that the oscillator element never receives voltages exceeding its maximum rating.



Section 7 I/O Ports

7.1 Overview

The H8/3724 and H8/3754 Series are provided with seven 8-bit I/O ports* (of which four are high-voltage ports), one 4-bit I/O port (high-voltage port), one 2-bit I/O port, and one 8-bit input port.

Table 7-1 indicates the functions of each port.

Port 0 is standard input port.

Ports 1, 8, 9, and A are standard I/O ports, consisting of a port control register (PCR) that controls input and output, and a port data register (PDR) for storing output data. Input or output can be assigned to individual bits.

Ports 3, 4, 5, 6, and 7 are high-voltage ports, able to handle an impressed voltage of up to V_{CC} – 40 V. Input and output are controlled in individual bits, by reading from and writing to PDR.

Note: * Pin P1₇ of port 1 is a high-voltage input-only pin, while pin P1₆ is a standard input-only pin.

Reading a port gives the following results.

- Reading a general-purpose port
 - Reading a general-purpose port while PCR = 0 gives the pin level.
 - Reading a general-purpose port while PCR = 1 gives the value of the corresponding PDR bit.
 - Reading a pin assigned to an on-chip peripheral function gives the pin level.
- Reading a high-voltage port
 - Reading a pin assigned to a general-purpose port gives the pin level.
 - Reading a pin assigned to digit output or segment output use gives the value of the corresponding PDR bit.

RENESAS

Rev. 3.00, 12/94, page 113 of 334

Table 1 Port Functions

Port	Description	Pins	Other Functions	Function Switching Register
Port 0	8-bit standard input port	$P0_7$ to $P0_0/$ AN ₇ to AN ₀	Analog data input channels 7 to 0	PMR0
Port 1	Pin P1 ₇ : 1-bit high-voltage input port	P1 ₇ /V _{disp}	Power source for VFD driver	Mask option
	Pin P1 ₆ : 1-bit standard input port	P1 ₆ /EVENT	Timer D event input	PMR1
	Pins P1 ₅ to P1 ₀ : 6-bit standard I/O port	P1 ₅ /ĪRQ ₅ / TMOE	External interrupt 5; Timer E output	PMR1 PMR4
		$\frac{P1_4 \text{ to } P1_0}{IRQ_4 \text{ to } IRQ_0}$	External interrupts 4 to 0	PMR1
Port 3	4-bit high-voltage I/O port	$P3_3$ to $P3_0/$ FS_{27} to FS_{24}	VFD segment pins 27 to 24	VFSR
Port 4	8-bit high-voltage I/O port	P4 ₇ to P4 ₀ / FS ₂₃ to FS ₁₆	VFD segment pins 23 to 16	VFSR
Port 5	8-bit high-voltage I/O port	P5 ₇ to P5 ₀ / FS ₁₅ to FS ₈	VFD segment pins 15 to 8	VFSR
Port 6	8-bit high-voltage I/O port	$P6_7$ to $P6_0/$ FD ₇ to FD ₀ / FS ₀ to FS ₇	VFD digit pins 7 to 0/segment pins 0 to 7	DBR VFSR VFDR
Port 7	8-bit high-voltage I/O port	$P7_7$ to $P7_0/$ FS ₁₅ to FS ₈	VFD digit pins 15 to 8	VFDR
Port 8	8-bit standard I/O port	P8 ₇ to P8 ₀	None	_
Port 9	8-bit standard I/O port	P9 ₇ /UD	Timer C count-up/down setting	PMR2
		P9 ₆ /SO ₂	Serial communication interface 2 data output	PMR3
		P9 ₅ /SI ₂ /CS	Serial communication interface 2 data input/chip select output	
		P9 ₄ /SCK ₂	Serial communication interface 2 clock I/O	
		P9 ₃ /SO ₁	Serial communication interface 1 data output	
		P9 ₂ /SI ₁	Serial communication interface 1 data input	
		P9 ₁ /SCK ₁	Serial communication interface 1 clock I/O	
		P9 ₀ /PWM	14-bit PWM waveform output pir	l
Port A	2-bit standard I/O port	PA ₁ , PA ₀	None	_

Note: Port 2 is for future expansion, and is not included on 80-pin versions.

Rev. 3.00, 12/94, page 114 of 334



7.1.1 Port Types and Mask Options

The choice of I/O pin options and the resulting states are shown in table 7-2.

Upon reset, registers PDR, PCR, and PMR are initialized, cancelling the choices of peripheral functions. When the chip goes to a low-power mode, the on-chip peripheral function input gates are always on; so unless input levels are fixed there will be an increase in dissipated current.

Table 7-2 Choice of I/O Port Options

For Standard I/O Pins

Class	Pins	With Pull-Up MOS (Type B)	No Pull-Up MOS (Type C)
I/O pins	P1 ₅ to P1 ₀ , P8 ₇ to P8 ₀ , P9 ₇ to P9 ₀ , PA ₁ , PA ₀	With pull-up MOS	No pull-up MOS
Input-only pins	P1 ₆	With pull-up MOS	No pull-up MOS
On-chip peripheral function I/O pins	SCK ₂ , SCK ₁ (output mode)	With pull-up MOS	No pull-up MOS
On-chip peripheral function output pins	SO ₂ , SO ₁ , PWM, TMOE	With pull-up MOS	No pull-up MOS
On-chip peripheral function input pins	$\begin{array}{l} \text{SCK}_2, \text{SCK}_1 \\ (\text{input mode}) \\ \text{SI}_2, \text{SI}_1, \\ \overline{\text{IRQ}_5} \text{ to } \overline{\text{IRQ}_0}, \\ \text{UD, } \overline{\text{EVENT}} \end{array}$	With pull-up MOS	No pull-up MOS

Note: If external clock input mode is selected while the serial communication interface is being used, pins SCK₂ and SCK₁ will be input-only pins.

For High-Voltage Pins

Class	Pins	No Pull-Down Resistor (Type D)	With Pull-Down Resistor (Type E)
I/O pins	$\begin{array}{c} {\sf P3}_3 \text{ to } {\sf P3}_0, \\ {\sf P4}_7 \text{ to } {\sf P4}_0, \\ {\sf P5}_7 \text{ to } {\sf P5}_0, \\ {\sf P6}_7 \text{ to } {\sf P6}_0, \\ {\sf P7}_7 \text{ to } {\sf P7}_0 \end{array}$	No pull-down resistor	With pull-down resistor. Source side of pull-down resistor connects to V_{disp} power source.
Input-only pins	P1 ₇	No pull-down resistor	V _{disp} power source
On-chip peripheral function output pins		No pull-down resistor	With pull-down resistor. Source side of pull-down resistor connects to V _{disp} power source.

Renesas

Table 7-3 shows the mask options with mask ROM versions. A mask ROM version is compatible with a ZTATTM version only when C and D options are selected for all pins.

Table 7-3	Correspondence between	Mask ROM and ZTAT ^{TN}	⁴ Versions
-----------	------------------------	---------------------------------	-----------------------

Туре	В	С	D	E
Mask ROM	Option	Option	Option	Option
ZTAT™	—	Fixed	Fixed	_

Application Notes

- When circuit type E, "with pull-down resistor," is chosen, the source side of the pull-down resistor is connected to a V_{disp} power source. Accordingly, the mask option making pin P1₇/V_{disp} a V_{disp} power source must also be chosen.
- 2. Type C, "no pull-up MOS," is the only option available for port 0.

7.1.2 Pull-Up MOS

Ports 1*, 8, 9, and A, which are standard input/output ports, can be designated by mask option as with pull-up MOS or without pull-up MOS (CMOS) (does not apply to ZTATTM versions).

Figure 7-1 shows the pull-up MOS circuit configuration.

When "with pull-up MOS" is selected by mask option, the pull-up MOS will always be on, regardless of the port data register (PDR) and port control register (PCR) settings. (See table 7-4.)

Note: * Pin P1₇/ V_{disp} is a high-voltage pin, so the pull-up MOS option cannot be selected for this pin.






Figure 7-1 Pull-up MOS Circuit Configuration

RENESAS

Table 7-4 Pull-up MOS Control

Mask Op	tion	With Pull-Up MOS (type B)				No Pull-Up MOS (type C)			
PCR			0		1		0		1
PDR		0	1	0	1	0	1	0	1
CMOS buffer	PMOS	Off	Off	Off	On	Off	Off	Off	On
	NMOS	Off	Off	On	Off	Off	Off	On	Off
Pull-up MOS		On	On	On	On		_	_	_

7.1.3 Pull-Down Resistor

Ports 3, 4, 5, 6, and 7, which are high-voltage I/O ports, can be designated by mask option as with pull-down resistor or without pull-down resistor (PMOS open drain output) (does not apply to $ZTAT^{TM}$ versions).

Figure 7-2 shows the pull-down resistor circuit configuration.

When the "with pull-down resistor" option is chosen, the source side of the pull-down resistor is connected to a V_{disp} power source. Accordingly, the mask option making pin P1₇/ V_{disp} a V_{disp} power source must also be chosen.





Figure 7-2 Pull-down Resistor Circuit Configuration



7.2 Port 0

7.2.1 Overview

Port 0 is an 8-bit standard input-only port. Figure 7-3 shows the pin configuration.





7.2.2 Register Configuration and Description

Table 7-5 shows the port 0 register configuration.

Table 7-5 Port 0 Registers

Name	Abbrev.	R/W	Initial Value	Address
Port mode register 0	PMR0	W	H'00	H'FFEF
Port data register 0	PDR0	R	_	H'FFD0

1. Port mode register 0 (PMR0)

Bit	7	6	5	4	3	2	1	0
	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

Each PMR0 bit designates whether the corresponding port 0 pin is to be used as a general input port or as an analog input channel to the A/D converter.

Upon reset, PMR0 is initialized to H'00.

Renesas

Bit n ANn	Explanation	
0	Pin P0 _n /AN _n is a general input port.	(initial value)
1	Pin P0 _n /AN _n is an analog input channel.	

(n = 0 to 7)

2. Port data register 0 (PDR0)

Bit	7	6	5	4	3	2	1	0
	PDR07	PDR0 ₆	PDR0 ₅	PDR0 ₄	PDR03	PDR0 ₂	PDR0 ₁	PDR00
Initial value		_	_	_				_
Read/Write	R	R	R	R	R	R	R	R

When the corresponding bit in PMR0 is 0, the pin state can be read from PDR0. If the corresponding PMR0 bit is 1, PDR0 is read as 1.

7.2.3 Pin Functions

Table 7-6 gives the port 0 pin functions.

Table 7-6 Port 0 Pin Functions

Pin	Selection Method and Pin Functions
P0 ₇ /AN ₇ to P0 ₀ /AN ₀	Functions are switched as follows by means of bits AN_7 to AN_0 in PMR0.

AN _n	0	1	
Pin function	P0 _n input pin	AN _n input pin	

7.2.4 Pin States

Table 7-7 shows the port 0 pin states in each operating mode.

Table 7-7 Port 0 Pin States


Pins	Reset	Sleep	Standby	Watch	Subactive	Active
P0 ₇ /AN ₇ to P0 ₀ /AN ₀	High impedance	Contents retained	High impedance	High impedance	High impedance	Normal operation



7.3 Port 1

7.3.1 Overview

Port 1 consists of a 6-bit standard I/O port, a 1-bit standard input-only port, and a 1-bit high-voltage input-only port. Figure 7-4 shows the pin configuration.





7.3.2 Register Configuration and Description

Table 7-8 shows the port 1 register configuration.

Table 7-8 Port 1 Registers

Name	Abbrev.	R/W	Initial Value	Address
Port mode register 1	PMR1	R/W	H'00	H'FFEB
Port control register 1	PCR1	W	H'C0	H'FFE1
Port data register 1	PDR1	R/W	Not fixed	H'FFD1
Port mode register 4	PMR4	R/W	H'0F	H'FFEE

1. Port mode register 1 (PMR1)

Bit	7	6	5	4	3	2	1	0
	NOISE CANCEL	EVENT	IRQC5	IRQC4	IRQC3	IRQC2	IRQC1	IRQC0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W



PMR1 is an 8-bit read/write register, controlling the selection of pin functions for pin $P1_6/\overline{EVENT}$ and pins $P1_5/\overline{IRQ_5}$ through $P1_0/\overline{IRQ_0}$, and used also to turn the pin $\overline{IRQ_0}$ noise cancellation function on and off.

Upon reset, PMR1 is initialized to H'00.

Note: Before switching pin functions using bits IRQ_5 to IRQ_0 in PMR1, first set the interrupt enable flag to disable interrupts. After the pin functions have been switched, issue any instruction before clearing the interrupt request flag to 0. For details see section 3.2.3 1, Port mode register (PMR1).

Bit 7: Noise cancel (NOISE CANCEL)

This bit turns the pin $\overline{\text{IRQ}}_0$ noise canceller function on and off. In standby, watch, and subactive modes the noise canceller function is off regardless of this bit's setting.

Bit 7 NOISE CANCEL	Explanation	
0	Noise canceller function is off.	(initial value)
1	Noise canceller function is on. Input is double-sampled at interstates. If the input values do not match, noise is assumed.	rvals of 256

Bit 6: P1₆/EVENT pin function switch (EVENT)

This bit selects whether pin $P1_6/\overline{EVENT}$ is used as $P1_6$ pin or as \overline{EVENT} pin.

Bit 6 EVENT	Explanation	
0	$P1_{6}/\overline{EVENT}$ pin functions as $P1_{6}$ pin.*	(initial value)
1	$P1_{6}/\overline{EVENT}$ pin functions as \overline{EVENT} pin (timer D event input).	
Note: *	Even when pin P1 ₆ / $\overline{\text{EVENT}}$ is used as P1 ₆ pin, it is possible to have the	

incremented when pin P1₆ is read. When timer D is used in this way, the counter must be cleared by means of the CLR bit in timer mode register D (TMD).

Bit 5: P1₅/IRQ₅/TMOE pin function switch (IRQC5)

This bit selects whether pin P1₅/ $\overline{IRQ_5}$ /TMOE is used as P1₅/ \overline{TMOE} pin or as $\overline{IRQ_5}$ pin.

Explanation	
$P1_5/\overline{IRQ_5}/TMOE$ pin functions as $P1_5/TMOE$ pin.	(initial value)
$P1_5/\overline{IRQ_5}/TMOE$ pin functions as $\overline{IRQ_5}$ input pin.	
F	$P1_5/\overline{IRQ_5}/TMOE$ pin functions as $P1_5/TMOE$ pin.



Bit 4: $P1_4/\overline{IRQ_4}$ pin function switch (IRQC4)

This bit selects whether pin $P1_4/\overline{IRQ_4}$ is used as $P1_4$ pin or as $\overline{IRQ_4}$ pin.

Bit 4 IRQC4	Explanation	
0	$P1_4/\overline{IRQ_4}$ pin functions as $P1_4$ pin.	(initial value)
1	$P1_4/\overline{IRQ_4}$ pin functions as $\overline{IRQ_4}^*$ input pin.	
Note: *	Rising or falling edge sensing can be designated for pin $\overline{IRQ_4}$. For details see 3.2.3 2, IRQ edge select register (IEGR).	

Bit 3: $P1_3/\overline{IRQ_3}$ pin function switch (IRQC3)

This bit selects whether pin P1₃/ $\overline{IRQ_3}$ is used as P1₃ pin or as $\overline{IRQ_3}$ pin.

Bit 3 IRQC3	Explanation	
0	$P1_3/\overline{IRQ_3}$ pin functions as $P1_3$ pin.	(initial value)
1	$P1_3/\overline{IRQ_3}$ pin functions as $\overline{IRQ_3}$ input pin.	

Bit 2: $P1_2/\overline{IRQ_2}$ pin function switch (IRQC2)

This bit selects whether pin $P1_2/\overline{IRQ_2}$ is used as $P1_2$ pin or as $\overline{IRQ_2}$ pin.

pin functions as $P1_2$ pin.	(initial value)
pin functions as $\overline{IRQ_2}$ input pin.	
	<u> </u>

Bit 1: $P1_1/\overline{IRQ_1}$ pin function switch (IRQC1)

This bit selects whether pin $P1_1/\overline{IRQ_1}$ is used as $P1_1$ pin or as $\overline{IRQ_1}$ pin.

Bit 1 IRQC1	Explanation	
0	$P1_1/\overline{IRQ_1}$ pin functions as $P1_1$ pin.	(initial value)
1	$P1_1/\overline{IRQ_1}$ pin functions as $\overline{IRQ_1}^*$ input pin.	
Note: *	Rising or falling edge sensing can be designated for pin $\overline{IRQ_1}$.	

For details see 3.2.3 2, IRQ edge select register (IEGR).

Renesas

Bit 0: $P1_0/\overline{IRQ_0}$ pin function switch (IRQC0)

This bit selects whether pin $P1_0/\overline{IRQ_0}$ is used as $P1_0$ pin or as $\overline{IRQ_0}$ pin.

Bit 0 IRQC0 I	Explanation								
0 F	$P1_0/\overline{IRQ_0}$ pin functions as $P1_0$ pin. (initial value)								
1 F	P1 ₀ /IRQ ₀ pin	$P1_0/\overline{IRQ_0}$ pin functions as $\overline{IRQ_0}^*$ input pin.							
 Note: * Rising or falling edge sensing can be designated for pin IRQ₀. For details see 3.2.3 2, IRQ edge select register (IEGR). 2. Port control register 1 (PCR1) 									
Bit	7	6	5	4	3	2	1	0	
	_	_	PCR1 ₅	PCR1 ₄	PCR1 ₃	PCR1 ₂	PCR1 ₁	PCR10	
Initial value	1	1	0	0	0	0	0	0	
Read/Write	—	—	W	W	W	W	W	W	

PCR1 is an 8-bit register for controlling whether each of port 1 pins $P1_5$ to $P1_0$ functions as an input pin or output pin. Setting a PCR1 bit to 1 makes the corresponding pin from $P1_5$ through $P1_0$ an output pin, while clearing the bit to 0 makes it an input pin. PCR1 is a write-only register. All bits are read as 1.

Bits 7 and 6 are reserved; they always read as 1, and cannot be modified. The settings in PCR1 and in PDR1 are valid only when the corresponding pin is designated in PMR1 as a general I/O pin.

Upon reset, PCR1 is initialized to H'00.

Bit	7	6	5	4	3	2	1	0
	—	—	PDR1 ₅	PDR1 ₄	PDR1 ₃	PDR1 ₂	PDR1 ₁	PDR10
Initial value	*	*	0	0	0	0	0	0
Read/Write	—	_	R/W	R/W	R/W	R/W	R/W	R/W

Note: * Pins P17 and P16 are for input only; reading PDR1 always gives the level of these pins.

PDR1 is an 8-bit register for storing data of pins $P1_5$ through $P1_0$. When port 1 is read while PCR1 is set to 1, the PDR1 values will be read directly, without any influence of the pin states. When port 1 is read while PCR1 is cleared to 0, the pin states will be read.



4. Port mode register 4 (PMR4)

Bit	7	6	5	4	3	2	1	0
	TEO	TEO ON	FREQ	VRFR	—	—	—	_
Initial value	0	0	0	0	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	_	_	_	_

PMR4 is an 8-bit read/write register for switching of the $P1_5/\overline{IRQ_5}/TMOE$ pin function and for controlling the TMOE pin waveform output. Bits 3 to 0 are reserved; they are always read as 1, and cannot be modified.

Upon reset, PMR4 is initialized to H'0F.

Bit 7: Timer E output function select (TEO)

Bit 6: Timer E output on/off (TEO ON)

Bit 5: Fixed frequency select (FREQ)

Bit 4: Random frequency select (VRFR)

The $P1_5/\overline{IRQ_5}/TMOE$ pin functions are switched as follows, by means of bits 7 to 4 of PMR4 and bit IRQC5 of PMR1.

PMR1	PMR4				Description		
Bit 5 IRQC5	Bit 7 TEO	Bit 6 TEO ON	Bit 5 FREQ	Bit 4 VRFR	Pin Function	Pin State	
0	0	0	0	0	P1 ₅ pin	Standard I/O port (initial value)	
0	0	*	*	*	P1 ₅ pin	Standard I/O port	
0	1	0	*	*	TMOE output pin (off)	Low level output	
0	1	1	0	0	TMOE output pin (on)	Fixed frequency output: (φ/2048) 1.95 kHz (φ = 4 MHz) 0.98 kHz (φ = 2 MHz)	
0	1	1	1	0	TMOE output pin (on)	Fixed frequency output: (φ/1024) 3.9 kHz (φ = 4 MHz) 1.95 kHz (φ = 2 MHz)	
0	1	1	*	1	TMOE output pin (on)	Random frequency output: Toggle output indicating Timer E overflow	
1	*	*	*	*	IRQ ₅ input pin	External interrupt request input	

RENESAS

Note: * Don't care

7.3.3 Pin Functions

Table 7-9 shows the port 1 pin functions.

Table 7-9 Port 1 Pin Functions

Pin	Selection Metho	od and Pin Fu	nction				
P1 ₇ /V _{disp}	Selected by mask option						
	P17 high-volta	ge input pin	Power sour	rce for VFD driving (V _{disp})			
P1 ₆ /EVENT	Function switched as follows by EVENT bit in PMR1						
	EVENT	0		1			
	Pin function	P1 ₆ in	put pin	EVENT input pin*			
	Note: Timer D ev	vent input					
$P1_{5}/\overline{IRQ_{5}}/TMOE$, $P1_{4}/\overline{IRQ_{4}}$ to $P1_{0}/\overline{IRQ_{0}}$	Function switched as follows by bits IRQC5 to IRQC0* in PMR1 and bit n in PCR1						
1 10/11(30)	PMR1		0	1			
	PCR1 _n	0	1	—			
	Pin function	P1 _n input pin	P1 _n output pin	IRQ _n input pin			
	 Notes: 1. Before switching pin functions using bits IRQC5 to IRQC0 in PMR1, first set the interrupt enable flag to disable interrupts. After the pin functions have been switched, issue any instruction before clearing the interrupt request flag to 0. For details see section 3.2.3 1, Port mode register (PMR1). 2. Before entering power-down mode, if there are pins set to external interrupt input by bits IRQC5 to IRQC0 in PMR1, these should be kept from floating by external connection or should be set to general I/O ports in PMR1 prior to state transition. 3. For details on the TMOE function, refer to section 7.3.2 4, Port mode register 4 (PMR4). IRQ₄, IRQ₁, and IRQ₀ input can be set for either rising edge or falling edge detection by register IEGR. For details, refer to section 3.2.3 2, IRQ edge select register (IEGR). IRQ₀ and IRQ₁ can be used as event input pins for timer B and timer C, respectively. For details, refer to section 8, Timers. 						



7.3.4 Pin States

Table 7-10 shows the port 1 pin states in each operating mode.

Table 7-10	Port 1 P	in States
-------------------	----------	-----------


Pins	Reset	Sleep	Standby	Watch	Subactive	Active
P1 ₇ /V _{disp}	High impedance or V _{disp}	High impedance or V _{disp}	High impedance or V _{disp}	High impedance or V _{disp}	High impedance or V _{disp}	Normal operation or V _{disp}
$\begin{array}{c} P1_{6}/\overline{EVENT},\\ P1_{5}/IRQ_{5}/\\TMOE,\\ P1_{4}/IRQ_{4} \text{ to}\\ P1_{0}/IRQ_{0} \end{array}$	High impedance or pulled up	Contents retained	High impedance	High impedance	High impedance	Normal operation




7.4 Port 3

7.4.1 Overview

Port 3 is a 4-bit high-voltage I/O port. Figure 7-5 shows the pin configuration.





7.4.2 Register Configuration and Description

Table 7-11 shows the port 3 register configuration.

Table 7-11Port 3 Registers

Name		Abbrev.	R/W	Initial	Value	Addres	s	
Port data registe	er 3	PDR3	R/W	H'F0		H'FFD3		
1. Port data re	gister 3 (F	PDR3)						
Bit	7	6	5	4	3	2	1	0
	—	_	—	_	PDR3 ₃	PDR3 ₂	PDR3 ₁	PDR30
Initial value	1	1	1	1	0	0	0	0
Read/Write	—	—	—	—	R/W	R/W	R/W	R/W

PDR3 is an 8-bit register for storing the data of port 3 pins $P3_3$ to $P3_0$. Bits 7 to 4 are reserved; they are always read as 1, and cannot be modified.

Upon reset, PDR3 is initialized to H'F0.



7.4.3 Pin Functions

Table 7-12 shows the port 3 pin functions.

Table 7-12 Port 3 Pin Functions

 Pin
 Selection Method and Pin Function

 P3₃/FS₂₇ to P3₀/FS₂₄
 After designation of the segment pins to be used, in bits SR4–SR0 of the VFD segment control register (VFSR), bit VFDE in the digit beginning register (DBR) is set to 1 and VFD controller/driver operation is started. During key scan intervals, pins designated for segment output can also be manipulated by the CPU as general-purpose ports. Even while the VFD controller is operating, it is possible to switch segment pins to general ports by writing 0 in the VFLAG bit of VFSR.

VFLAG	0	1
Pin function	Pins P3 ₃ to P3 ₀ are all general I/O pins.	Pins designated by bits SR4–SR0 are segment output pins.* Other pins are for general I/O.

Note: * When a pin functioning as a segment output pin is read, the value of the corresponding bit in PDR3 is read.

7.4.4 Pin States

Table 7-13 shows the port 3 pin states in each operating mode.

Table 7-13 Port 3 Pin States


Pins	Reset	Sleep	Standby	Watch	Subactive	Active
P3 ₃ /FS ₂₇ to P3 ₀ /FS ₂₄	High impedance or pulled down	Contents retained		High impedance or pulled down	High impedance or pulled down	Normal operation




7.5 Port 4

7.5.1 Overview

Port 4 is an 8-bit high-voltage I/O port. Figure 7-6 shows the pin configuration.





7.5.2 Register Configuration and Description

Table 7-14 shows the port 4 register configuration.

Table 7-14 Port 4 Registers

Name	Abbrev.	R/W	Initial Value	Address
Port data register 4	PDR4	R/W	H'00	H'FFD4

1. Port data register 4 (PDR4)

Bit	7	6	5	4	3	2	1	0
	PDR47	PDR4 ₆	PDR4 ₅	PDR4 ₄	PDR4 ₃	PDR4 ₂	PDR4 ₁	PDR4 ₀
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PDR4 is an 8-bit register for storing the data of port 4 pins P47 to P40.

Upon reset, PDR4 is initialized to H'00.

Rev. 3.00, 12/94, page 130 of 334



7.5.3 Pin Functions

Table 7-15 shows the port 4 pin functions.

Table 7-15 Port 4 Pin Functions

 Pin
 Selection Method and Pin Function

 P4₇/FS₂₃ to P4₀/FS₁₆
 After designation of the segment pins to be used, in bits SR4–SR0 of the VFD segment control register (VFSR), bit VFDE in the digit beginning register (DBR) is set to 1 and VFD controller/driver operation is started. During key scan intervals, pins designated for segment output can also be manipulated by the CPU as general-purpose ports. Even while the VFD controller/driver is operating, it is possible to switch segment pins to general-purpose ports by writing 0 in the VFLAG bit of VFSR.

VFLAG	0	1
Pin function	Pins P4 ₇ to P4 ₀ are all general-purpose I/O pins.	Pins designated by bits SR4–SR0 are segment output pins.* Other pins are for general I/O.

Note: * When a pin functioning as a segment output pin is read, the value of the corresponding bit in PDR4 is read.

7.5.4 Pin States

Table 7-16 shows the port 4 pin states in each operating mode.

Table 7-16 Port 4 Pin States


Pins	Reset	Sleep	Standby	Watch	Subactive	Active
$P4_{7}/FS_{23}$ to $P4_{0}/FS_{16}$	High impedance or pulled down	Contents retained		High impedance or pulled down	High impedance or pulled down	Normal operation



7.6 Port 5

7.6.1 Overview

Port 5 is an 8-bit high-voltage I/O port. Figure 7-7 shows the pin configuration.





7.6.2 Register Configuration and Description

Table 7-17 shows the port 5 register configuration.

Table 7-17 Port 5 Registers

Name		Abbrev.	R/W	Initial	Value	Addres	s	
Port data registe	er 5	PDR5	R/W	H'00		H'FFD5		
Bit	7	6	5	4	3	2	1	0
	PDR57	PDR5 ₆	PDR55	PDR5 ₄	PDR53	PDR5 ₂	PDR51	PDR50
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

1. Port data register 5 (PDR5)

PDR5 is an 8-bit register for storing the data of port 5 pins P5₇ to P5₀.

Upon reset, PDR5 is initialized to H'00.

Rev. 3.00, 12/94, page 132 of 334



7.6.3 Pin Functions

Table 7-18 shows the port 5 pin functions.

Table 7-18 Port 5 Pin Functions

PinSelection Method and Pin FunctionP57/FS8 to
P50/FS15After designation of the segment pins to be used, in bits SR4–SR0 of the VFD
segment control register (VFSR), bit VFDE in the digit beginning register (DBR)
is set to 1 and VFD controller/driver operation is started. During key scan
intervals, pins designated for segment output can also be manipulated by the
CPU as general-purpose ports. Even while the VFD controller/driver is
operating, it is possible to switch segment pins to general-purpose ports by
writing 0 in the VFLAG bit of VFSR.

VFLAG	0	1
Pin function	Pins P5 ₇ to P5 ₀ are all general-purpose I/O pins.	Pins designated by bits SR4–SR0 are segment output pins.* Other pins are for general I/O.

Note: * When a pin functioning as a segment output pin is read, the value of the corresponding bit in PDR5 is read.

7.6.4 Pin States

Table 7-19 shows the port 5 pin states in each operating mode.

Table 7-19 Port 5 Pin States


Pins	Reset	Sleep	Standby	Watch	Subactive	Active
$P5_7/FS_8$ to $P5_0/FS_{15}$	High impedance or pulled down	Contents retained	High impedance or pulled down	•	High impedance or pulled down	Normal operation



7.7 Port 6

7.7.1 Overview

Port 6 is an 8-bit high-voltage I/O port. Figure 7-8 shows the pin configuration.





7.7.2 Register Configuration and Description

Table 7-20 shows the port 6 register configuration.

Table 7-20 Port 6 Registers

Name		Abbrev.	R/W	Initial	Value	Addres	S	
Port data registe	er 6	PDR6	R/W	H'00		H'FFD6		
Bit	7	6	5	4	3	2	1	0
	PDR67	PDR6 ₆	PDR6 ₅	PDR6 ₄	PDR6 ₃	PDR6 ₂	PDR6 ₁	PDR6 ₀
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

1. Port data register 6 (PDR6)

PDR6 is an 8-bit register for storing the data of port 6 pins P67 to P60.

Upon reset, PDR6 is initialized to H'00.

Rev. 3.00, 12/94, page 134 of 334



7.7.3 Pin Functions

Table 7-21 shows the port 6 pin functions.

Table 7-21 Port 6 Pin Functions

Pin	Selection Metho	Selection Method and Pin Function							
P6 ₇ /FD ₇ /FS ₀ to P6 ₀ /FD ₀ /FS ₇	DR0 of the VFD of segment control register (DBR), b is started. During output can also b while the VFD co	it VFDE in DBR is set to 1 and g key scan intervals, pins designed be manipulated by the CPU as introller/driver is operating, it is	its SR4–SR0 of the VFD 3–DBR0 of the digit beginning VFD controller/driver operation gnated for digit or segment						
	VFLAG	1							

Pin functionPins P67 to P60 are all general-purpose I/O pins.Pins are designated as digit output pins,* segment output pins,* or general I/O pins by bits DR3–DR0, SR4–SR0, and DBR3–DBR0.	VFLAG	0	1
	Pin function	, ,	output pins,* segment output pins,* or general I/O pins by bits DR3–DR0,

Note: * When a pin functioning as a digit output pin or segment output pin is read, the value of the corresponding bit in PDR6 is read.

7.7.4 Pin States

Table 7-22 shows the port 6 pin states in each operating mode.


Table 7-22Port 6 Pin States


Pins	Reset	Sleep	Standby	Watch	Subactive	Active
P6 ₇ /FD ₇ / FS ₀ to P6 ₀ /FD ₀ / FS ₇	High impedance or pulled down	Contents retained	High impedance or pulled down	High impedance or pulled down	High impedance or pulled down	Normal operation

7.8 Port 7

7.8.1 Overview

Port 7 is an 8-bit high-voltage I/O port. Figure 7-9 shows the pin configuration.





7.8.2 Register Configuration and Description

Table 7-23 shows the port 7 register configuration.

Table 7-23 Port 7 Registers

Name		Abbrev.	R/W	Initial	Value	Addres	s	
Port data register 7		PDR7	R/W	H'00		H'FFD7		
Bit	7	6	5	4	3	2	1	0
	PDR77	PDR7 ₆	PDR75	PDR7 ₄	PDR73	PDR7 ₂	PDR7 ₁	PDR70
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

1. Port data register 7 (PDR7)

PDR7 is an 8-bit register for storing the data of port 7 pins P7₇ to P7₀.

Upon reset, PDR7 is initialized to H'00.

Rev. 3.00, 12/94, page 136 of 334



7.8.3 Pin Functions

Table 7-24 shows the port 7 pin functions.

Table 7-24Port 7 Pin Functions

Pin	Selection Metho	Selection Method and Pin Function								
P7 ₇ /FD ₁₅ to P7 ₀ /FD ₈	control register (1 and VFD contr controller/driver i	After designation of the digit pins to be used, in bits DR3–DR0 of the VFD digit control register (VFDR), bit VFDE in the digit beginning register (DBR) is set to 1 and VFD controller/driver operation is started. Even while the VFD controller/driver is operating, it is possible to switch digit pins to general-purpose ports by writing 0 in the VFLAG bit of VFSR.								
	VFLAG	VFLAG 0 1								
	Pin function									

corresponding bit in PDR7 is read.

7.8.4 Pin States

Table 7-25 shows the port 7 pin states in each operating mode.

Table 7-25Port 7 Pin States


Pins	Reset	Sleep	Standby	Watch	Subactive	Active
P7 ₇ /FD ₁₅ to P7 ₀ /FD ₈	High impedance or pulled down	Contents retained	High impedance or pulled down		High impedance or pulled down	Normal operation



7.9 Port 8

7.9.1 Overview

Port 8 is an 8-bit standard I/O port. Figure 7-10 shows the pin configuration.





7.9.2 Register Configuration and Description

Table 7-26 shows the port 8 register configuration.

Table 7-26 Port 8 Registers

Name	Abbrev.	R/W	Initial Value	Address
Port control register 8	PCR8	W	H'00	H'FFE8
Port data register 8	PDR8	R/W	H'00	H'FFD8



1. Port control register 8 (PCR8)

Bit	7	6	5	4	3	2	1	0
	PCR87	PCR8 ₆	PCR8 ₅	PCR8 ₄	PCR83	PCR8 ₂	PCR8 ₁	PCR80
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

PCR8 is an 8-bit register for controlling whether each of port 8 pins $P8_7$ to $P8_0$ functions as an input or output pin. Setting a PCR8 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes it an input pin. PCR8 is a write-only register. All bits are read as 1.

Upon reset, PCR8 is initialized to H'00.

2. Port data register 8 (PDR8)

Bit	7	6	5	4	3	2	1	0
	PDR87	PDR8 ₆	PDR85	PDR8 ₄	PDR83	PDR8 ₂	PDR8 ₁	PDR8 ₀
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PDR8 is an 8-bit register for storing the data of port 8 pins $P8_7$ to $P8_0$. When port 8 is read while PCR8 is set to 1, the PDR8 values will be read directly, without any influence of the pin states. When port 8 is read while PCR8 is cleared to 0, the pin states will be read.

Upon reset, PDR8 is initialized to H'00.



7.9.3 Pin Functions

Table 7-27 gives the port 8 pin functions.

Table 7-27Port 8 Pin Functions

Pin	Selection Metho	Selection Method and Pin Function							
P8 ₇ to P8 ₀ Functions are switched as follows by means of the PCR8 bits.									
	PCR8 _n	0	1						
	Pin function	P8 _n input pin	P8 _n output pin						

7.9.4 Pin States

Table 7-28 shows the port 8 pin states in each operating mode.

Table 7-28Port 8 Pin States


Pins	Reset	Sleep	Standby	Watch	Subactive	Active
P8 ₇ to P8 ₀	High impedance or pulled up	Contents retained	High impedance	High impedance	High impedance	Normal operation




7.10 Port 9

7.10.1 Overview

Port 9 is an 8-bit standard I/O port. Figure 7-11 shows the pin configuration.





7.10.2 Register Configuration and Description

Table 7-29 shows the port 9 register configuration.

Table 7-29Port 9 Registers

Name	Abbrev.	R/W	Initial Value	Address
Port mode register 2	PMR2	R/W	H'00	H'FFEC
Port control register 9	PCR9	W	H'00	H'FFE9
Port data register 9	PDR9	R/W	H'00	H'FFD9

1. Port mode register 2 (PMR2)

Bit	7	6	5	4	3	2	1	0
	UP/ DOWN	SO2	SI2	SCK2	SO1	SI1	SCK1	PWM
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

RENESAS

PMR2 is an 8-bit read/write register, controlling the selection of port 9 pin functions.

Upon reset, PMR2 is initialized to H'00.

Rev. 3.00, 12/94, page 141 of 334

Bit 7: P97/UD pin function switch (UP/DOWN)

This bit selects whether pin $P9_7/UD$ is used as a general-purpose I/O port or for Timer C up/down control by UD pin input. This bit is valid only when bit TMC6 = 1 in timer mode register C (TMC) and the pin is being used for up/down control.

Bit 7 UP/DOWN	Description	
0	P9 ₇ /UD pin functions as P9 ₇ I/O pin. (initial value))
1	P9 ₇ /UD pin functions as UD input pin. When bit TMC6 in TMC is set to 1, then if th UD pin is high level, timer C is used for count-down, and if UD is low level, timer C is used for count-up.	

Bit 6: P9₆/SO₂ pin function switch (SO2)

This bit selects whether pin P96/SO2 functions as P96 I/O pin or as SO2 output pin.

Bit 6 SO2	Description	
0	$P9_6/SO_2$ pin functions as $P9_6$ I/O pin.	(initial value)
1	$P9_6/SO_2$ pin functions as SO_2 output pin.	

Bit 5: $P9_5/SI_2/\overline{CS}$ pin function switch (SI2)

This bit selects whether pin P9₅/SI₂/ \overline{CS} functions as P9₅ I/O pin or as SI₂ input/ \overline{CS} output pin. On switching between SI₂ input and \overline{CS} output see 11.2.5, Port Mode Register 3 (PMR3).

Bit 5 SI2	Description	
0	$P9_5/SI_2/\overline{CS}$ pin functions as $P9_5$ I/O pin.	(initial value)
1	$P9_5/SI_2/\overline{CS}$ pin functions as SI_2 input/ \overline{CS} output pin.	

Bit 4: P9₄/SCK₂ pin function switch (SCK2)

This bit selects whether pin P9₄/SCK₂ functions as P9₄ I/O pin or as SCK₂ I/O pin.

Bit 4 SCK2	Description	
0	$P9_4/SCK_2$ pin functions as $P9_4$ I/O pin. (ir	nitial value)
1	$P9_4$ /SCK ₂ pin functions as SCK ₂ I/O pin. The clock input/output direction divider ratio are set in serial mode register 2 (SMR2).	n and the



Bit 3: P9₃/SO₁ pin function switch (SO1)

This bit selects whether pin P9₃/SO₁ functions as P9₃ I/O pin or as SO₁ output pin.

Bit 3 SO1	Description	
0	$P9_3/SO_1$ pin functions as $P9_3$ I/O pin.	(initial value)
1	$P9_3/SO_1$ pin functions as SO_1 output pin.	

Bit 2: P9₂/SI₁ pin function switch (SI1)

This bit selects whether pin $P9_2/SI_1$ functions as $P9_2$ I/O pin or as SI₁ input pin.

Bit 2 SI1	Description	
0	P9 ₂ /SI ₁ pin functions as P9 ₂ I/O pin.	(initial value)
1	$P9_2/SI_1$ pin functions as SI_1 input pin.	

Bit 1: P9₁/SCK₁ pin function switch (SCK1)

This bit selects whether pin P91/SCK1 functions as P94 I/O pin or as SCK1 I/O pin.

Bit 1 SCK1	Description	
0	$P9_1/SCK_1$ pin functions as $P9_1$ I/O pin.	(initial value)
1	$P9_1/SCK_1$ pin functions as SCK_1 I/O pin. The clock input/output d divider ratio are set in serial mode register 1 (SMR1).	lirection and the

Bit 0: P9₀/PWM pin function switch (PWM)

This bit selects whether pin P90/PWM pin functions as P90 I/O pin or as PWM output pin.

Bit 0 PWM	Description	
0	$P9_0/PWM$ pin functions as $P9_0$ I/O pin.	(initial value)
1	P9 ₀ /PWM pin functions as PWM output pin.	



2. Port control register 9 (PCR9)

Bit	7	6	5	4	3	2	1	0
	PCR97	PCR9 ₆	PCR9 ₅	PCR9 ₄	PCR9 ₃	PCR9 ₂	PCR9 ₁	PCR90
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

PCR9 is an 8-bit register for controlling whether each of port 9 pins $P9_7$ to $P9_0$ functions as an input or output pin. Setting a PCR9 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes it an input pin. The settings in PCR9 and PDR9 are valid when the affected pin is designated in PMR2 as a general-purpose I/O pin. PCR9 is a write-only register. All bits are read as 1.

Upon reset, PCR9 is initialized to H'00.

3. Port data register 9 (PDR9)

Bit	7	6	5	4	3	2	1	0
	PDR97	PDR9 ₆	PDR9 ₅	PDR9 ₄	PDR93	PDR9 ₂	PDR9 ₁	PDR90
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PDR9 is an 8-bit register for storing the data of port 9 pins $P9_7$ to $P9_0$. When port 9 is read while PCR9 is set to 1, the PDR9 values will be read directly, without any influence of the pin states. When port 9 is read while PCR9 is cleared to 0, the pin states will be read.

Upon reset, PDR9 is initialized to H'00.



7.10.3 Pin Functions

Table 7-30 shows the port 9 pin functions.

Table 7-30Port 9 Pin Functions

Pin	Selection Method and Pin Function						
P9 ₇ /UD		Functions are switched as follows by means of the UP/DOWN bit* in PMR2 and bit PCR9 ₇ in PCR9.					
	UP/DOWN		0	1			
	PCR97	0	1	_			
	Pin function	P97 input pin	P97 output pin	UD input pin			
P9 ₆ /SO ₂ *	connect UP/DO\	tion or should be WN bit to 0 prior	e set to general r to state transiti	e kept from floating by extern I/O use by clearing the ion. bit SO2 in PMR2 and bit PCR			
	SO2		0	1			
	PCR9 ₆	0	1	_			
	Pin function	P96 input pin	P9 ₆ output pin	SO ₂ output pin			
		OS bit in PMR3		P9 ₆ /SO ₂ pin by means of the ee 11.2.5, Port Mode Register			
P9 ₅ /SI ₂ / CS	Functions are sw PMR3, and bit P0		rs by means of t	bit SI2 in PMR2,* bit CS in			
	CID		0	4			

SI2	(0		1
CS	-	_	0	1
PCR9 ₅	0 1		—	—
Pin function	P9 ₅ input pin	P95 output pin	SI ₂ input pin	CS output pin

Note: * Before entering power-down mode, if this pin is set to SI₂ input pin by bit SI2 in PMR2, it should be kept from floating by external connection or should be set to general I/O use by clearing bit SI2 to 0 prior to state transition.

RENESAS

Table 7-30 Port 9 Pin Functions (cont)

Pin P9 ₄ /SCK ₂	Selection Meth Functions are sv	vitched as follow	vs by means of					
	PS0* in serial co	ontrol register 2	(SCR2), and bi	t PCR9 ₄ in PCR	9.			
	SCK2		0		1			
	PS1, 0	-	_	Not 11	11			
	PCR9 ₄	0	1	_	_			
	Pin function	P9 ₄ input pin	P94 output pin	SCK ₂ output pin	SCK ₂ input pin			
	from flo	CK2 in PMR2 a bating by extern se by changing	and bits PS1–P al connection, c	this pin is set to S0 in SCR2, it sl or else should be bits PS1, PS0 p	hould be kept set to some			
	On setting bits F (SCR2).	On setting bits PS1, PS0 in SCR2, see 11.2.3, Serial Control Register 2 (SCR2).						
P9 ₃ /SO ₁ *	Functions are sv in PCR9.	Functions are switched as follows by means of bit SO1 in PMR2 and bit PCR9 ₃ in PCR9.						
	SO1	SO1 (1	1			
	PCR9 ₃	0	1	_	_			
	Pin function	P93 input pin	P93 output pir	n SO ₁ ou	tput pin			
	Note: * PMOS on/off can be controlled for the P9 ₃ /SO ₁ pin by means of the SO1PMOS bit in PMR3. For details see 10.2.6, Port Mode Register 3 (PMR3).							
P9 ₂ /SI ₁	Functions are sv in PCR9.	Functions are switched as follows by means of bit SI1* in PMR2 and bit P0 in PCR9.						
	SI1		0	-	1			
	PCR9 ₂	0	1	_	-			
	Pin function	P9 ₂ input pin	P9 ₂ output pir	n SI ₁ inp	out pin			
	Note: * Before entering power-down mode, if this pin is set to SI ₁ input pin by bit SI1 in PMR2, it should be kept from floating by external connection or should be set to general I/O use by clearing bit SI1 to 0 prior to							

state transition.



Pin	Selection Methe	od and Pin Fu	nction					
P9 ₁ /SCK ₁	Functions are sv SMR3–SMR0 in							
	SCK1		0		1			
	SMR13 to 0	-	_	Not 1111	1111			
	PCR9 ₁	0	1	_				
	Pin function	P9 ₁ input pin	P9 ₁ output pin	SCK1 output pin	SCK1 input pin			
	some o prior to	 be kept from floating by external connection, or else should be set to some other use by changing bits SCK1 bit and bits SMR13 to SMR10 prior to state transition. On setting bits SMR13 to SMR10 in SMR1, see 10.2.1, Serial Mode Register 1 (SMR1) 						
P9 ₀ /PWM	Functions are sw PCR9 ₀ in PCR9.	ws by means of	bit PWM in PMR	2 and bit				
	PWM		0	1				
	PCR90	0	1	_	-			
	Pin function	P90 input pir	P9 ₀ output pir	n PWM ou	tput pin			

Table 7-30 Port 9 Pin Functions (cont)

7.10.4 Pin States

Table 7-31 shows the port 9 pin states in each operating mode.

Table 7-31 Port 9 Pin States


Pins	Reset	Sleep	Standby	Watch	Subactive	Active
P9 ₇ /UD, P9 ₆ /SO ₂ , P9 ₅ /SI ₂ /CS, P9 ₄ /SCK ₂ , P9 ₃ /SO ₁ , P9 ₂ /SI ₁ , P9 ₁ /SCK ₁ , P9 ₀ /PWM	High impedance or pulled up	Contents retained	High impedance	High impedance	High impedance	Normal operation

RENESAS

7.11 Port A

7.11.1 Overview

Port A is a 2-bit standard I/O. Figure 7-12 shows the pin configuration.





7.11.2 Register Configuration and Description

Table 7-32 shows the port A register configuration.

Table 7-32Port A Registers

Name	Abbrev.	R/W	Initial Value	Address
Port control register A	PCRA	W	H'FC	H'FFEA
Port data register A	PDRA	R/W	H'FC	H'FFDA

1. Port control register A (PCRA)

Bit	7	6	5	4	3	2	1	0
	—	—	—	—	_	—	PCRA ₁	PCRA ₀
Initial value	1	1	1	1	1	1	0	0
Read/Write	_	_	_	_	_	_	W	W

PCRA is an 8-bit register for controlling whether each of port A pins PA_1 and PA_0 functions as an input or output pin. Setting a PCRA bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes it an input pin. Bits 7–2 are reserved; they are always read as 1, and cannot be modified.


PCRA is a write-only register. All bits are read as 1.

Upon reset, PCRA is initialized to H'FC.

Rev. 3.00, 12/94, page 148 of 334



2. Port data register A (PDRA)



PDRA is an 8-bit register for storing the data of port A pins PA_1 and PA_0 . When port A is read while PCRA is set to 1, the PDRA values will be read directly, without any influence of the pin states. When port A is read while PCRA is cleared to 0, the pin states will be read. Bits 7–2 are reserved; they always read as 1, and cannot be modified.

Upon reset, PDRA is initialized to H'FC.

7.11.3 Pin Functions

Table 7-33 shows the port A pin functions.

Table 7-33	Port A Pin Functions
-------------------	-----------------------------

Selection Method	Selection Method and Pin Function						
Functions are swite	Functions are switched as follows by means of the bits in PCRA.						
PCRA _n	0	1					
Pin function	PA _n input pin	PA _n output pin					
	Functions are swite	Functions are switched as follows by means of PCRA _n 0					

(n = 1, 0)

7.11.4 Pin States

Table 7-34 shows the port A pin states in each operating mode.

Table 7-34Port A Pin States

Pins	Reset	Sleep	Standby	Watch	Subactive	Active
PA ₁ , PA ₀	High impedance or pulled up	Contents retained	High impedance	High impedance	High impedance	Normal operation

Rev. 3.00, 12/94, page 150 of 334



Section 8 Timers

8.1 Overview

The H8/3724 and H8/3754 Series provides on chip two prescalers (Prescaler S and Prescaler W) with different input clocks, and five timers (Timers A through E).

Prescaler S is a 13-bit counter using the system clock ($\phi = f_{OSC}/2$) as its input clock. Its output is divided among timers A to C and timer E, for which it is used as operating clock.

Prescaler W is a 5-bit counter running on the subclock ($\phi_{SUB} = f_X/8$). Its divided output is used for time-base operation by timer A.

Table 8-1 outlines the functions of timers A through E.

Table 8-1	Timer A–E	Functions
-----------	-----------	-----------

Name	Functions	Operating Clock (internal)	Event Input Pin	Waveform Output Pin	Remarks	
Timer A	8-bit interval timer	<pre> \$\$\phi\$8 to \$\$\phi\$8192 (choice of 8 sources) </pre>	_	_	_	
	Time base for clock	φ _{SUB} /32 (choice of 4 overflow periods)		_	_	
Timer B	 8-bit reload timer 	φ/8 to φ/8192	$P1_0/\overline{IRQ_0}$	—	_	
	 Interval operation possible 	(choice of 7 sources)				
	 Event counting use 					
Timer C	 8-bit reload timer 	φ/8 to φ/8192	P1 ₁ /ĪRQ ₁	_	Count-up/ count-down can be controlled by software or	
	 Interval operation possible 	(choice of 7 sources)				
	 Event counting use 					
	 Choice of count-up or count-down 				hardware.	
Timer D	8-bit event counter	_	P1 ₆ /EVENT	ī —	_	
Timer E	8-bit reload timer	φ/8 to φ/8192		P1 ₅ /IRQ ₅ /	Can output	
	 Interval operation possible 	(choice of 8 sources)		TMOE	square wave with 50% duty factor	

RENESAS

8.1.1 Prescaler Operation

1. Prescaler S (PSS)

Prescaler S is a 13-bit counter using the system clock ($\phi = f_{OSC}/2$) as its input clock. It counts up once per period.

At system reset, prescaler S is initialized to H'0000. Upon return to active mode the count-up begins.

In standby mode, watch mode, and subactive mode, the system clock (ϕ) pulse generator stops, so prescaler S also stops functioning. In such cases its value is reset to H'0000.

The CPU cannot read or write prescaler S data.

The output from prescaler S is shared by timers A–C and E as well as serial communication interfaces 1 and 2. The divider ratio can be set separately for each on-chip peripheral function.

2. Prescaler W (PSW)

Prescaler W is a 5-bit counter using the subclock ($\phi_{SUB} = f_X/8$) as its input clock.

At system reset, prescaler W is initialized to H'00. Upon return to active mode the count-up begins.

Even in standby mode, watch mode, or subactive mode, prescaler W continues functioning so long as clock signals are supplied to pins X_1 and X_2 .

Prescaler W can be reset by setting 1's in bits TMA3 and TMA2 of timer mode register A (TMA).

Output from prescaler W can used as the operating clock for timer A, in which case timer A functions as a time base.

Figure 8-1 shows the clock signals supplied by prescalers S and W to peripheral modules.

Rev. 3.00, 12/94, page 152 of 334






Figure 8-1 Clock Supply



8.2 Timer A

8.2.1 Overview


Timer A is an 8-bit interval timer. It can be connected to a 32.768 kHz crystal oscillator for use as a clock time base.

1. Features

The main features of timer A are given below.

- Runs on any of eight different internal clock sources (φ/8192, φ/4096, φ/2048, φ/512, φ/256, φ/128, φ/32, φ/8).
- When timer A is used as a time base, a choice of four overflow periods (2 s, 1 s, 0.5 s, 125 ms) is possible (using a 32.768 kHz crystal oscillator).
- An interrupt request is raised when the counter overflows.
- 2. Block diagram

Figure 8-2 shows a block diagram of timer A.







3. Register configuration

Table 8-2 shows the register configuration of timer A.

Table	8-2	Timer	A	Registers
-------	-----	-------	---	-----------

Name	Abbrev.	R/W	Initial Value	Address
Timer mode register A	TMA	R/W	H'F0	H'FFC0
Timer counter A	TCA	R	H'00	H'FFC1

8.2.2 Register Descriptions

1. Timer mode register A (TMA)

Bit	7	6	5	4	3	2	1	0
	—	—	_	—	ТМАЗ	TMA2	TMA1	TMA0
Initial value	1	1	1	1	0	0	0	0
Read/Write	_	_	_	_	R/W	R/W	R/W	R/W

TMA is an 8-bit read/write register for selecting the prescaler and input clock.

Upon reset, TMA is initialized to H'F0.

Bits 7 to 4: Reserved bits

Bits 7 to 4 are reserved; they are always read as 1, and cannot be modified.

Bit 3: Prescaler select (TMA3)

Bit 3 selects either prescaler S or prescaler W as the clock input source for timer A.

Bit 3 TMA3	Description	
0	Prescaler S (PSS) used as clock input source for timer A.	(initial value)
1	Prescaler W (PSW) used as clock input source for timer A.	

Bits 2 to 0: Clock select (TMA2 to TMA0)

Bits 2 to 0 select the clock input to TCA. The selection is made as follows based on the combination of these and bit TMA3.

Bit 3 TMA3	Bit 2 TMA2	Bit 1 TMA1	Bit 0 TMA0	Description	
				Prescaler divider rate (interval timer) or overflow period (time base)	Operation mode
0	0	0	0	PSS, ø/8192 (initial value)	Interval timer mode
			1	PSS,	
		1	0	PSS, φ/2048	
			1	PSS, φ/512	
	1	0	0	PSS,	
			1	PSS,	
		1	0	PSS,	
			1	PSS,	
1	0	0	0	PSW, 2 s	Time-base mode
			1	PSW, 1 s	
		1	0	PSW, 0.5 s	
			1	PSW, 125 ms	
	1	0	0	PSW and TCA are reset	
			1		
		1	0		
			1		

Note: $\phi = f_{OSC}/2$



2. Timer counter A (TCA)

Bit	7	6	5	4	3	2	1	0
	TCA7	TCA6	TCA5	TCA4	TCA3	TCA2	TCA1	TCA0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

TCA is an 8-bit read-only up-counter, which is incremented by internal clock input. The clock source for input to this counter is selected by bits TMA3 to TMA0 in timer mode register A (TMA). TCA values can be read by the CPU at any time.

TCA is cleared by setting bits TMA3 and TMA2 of TMA to 1.

When TCA overflows, the IRRTA bit in interrupt request register 2 (IRR2) is set to 1.

Upon reset, TCA is initialized to H'00.

8.2.3 Timer Operation

Timer A is an 8-bit timer which can be used either as an interval timer or, if a 32.768 kHz crystal oscillator is connected, as a clock time base.

1. Operation as interval timer

When bit TMA3 in timer mode register A (TMA) is cleared to 0, timer A functions as an 8-bit interval timer.

Upon reset, timer counter A (TCA)TCA is reset to H'00 and bit TMA3 is cleared to 0, so count-up resumes immediately after reset, without stopping operation as an interval counter. The clock signal on which timer A runs is set by bits TMA2 to 0 in TMA; any of eight internal clock signals output by prescaler S can be selected.

After the count value in TCA reaches H'FF, the next clock signal input causes timer A to overflow, setting bit IRRTA to 1 in interrupt request register 2 (IRR2). If bit IENTA = 1 in interrupt enable register 2 (IENR2), an interrupt is requested of the CPU.*

At overflow, the TCA count value goes back to H'00, and count-up begins anew. In other words, in this mode timer A functions as an interval timer that generates an overflow output at regular intervals of 256 input clock pulses.

Note: * For details on interrupts, see 3.2.2, Interrupts.

Renesas

2. Operation as clock time base

When bit TMA3 in TMA is set to 1, timer A functions as a time base for a time clock.

The overflow period of timer A is set by bits TMA1 and 0 in TMA. A choice of four periods is available, based on the clock signals output by prescaler W.

3. Count initialization

When bits 3 and 2 of TMA are both set to 1, PSW and TCA are initialized (i.e., cleared to 0 and stopped). From this initialized state, if 1, 0 are written to bits 3 and 2, respectively, Timer A begins counting from 0 in time base mode.

From the initialized state, if 0, 1 or 0, 0 is written to TMA bits 3 and 2, timer A begins counting from 0 in interval timer mode. However, since prescaler S (PSS) has not been initialized, the time period between writing to bits 3 and 2 and the first count of timer operation will vary.



8.3 Timer B

8.3.1 Overview

Timer B is an 8-bit up-counter, which counts up each time a clock pulse is input. This timer has two operation modes, interval and auto reload.

1. Features

The main features of timer B are given below.

- Runs on any of seven internal clock sources (φ/8192, φ/2048, φ/512, φ/256, φ/128, φ/32, φ/8) or an external clock (can be used to count external events).
- An interrupt request is raised when the counter overflows.
- 2. Block diagram

Figure 8-3 shows a block diagram of timer B.




Figure 8-3 Block Diagram

RENESAS

3. Pin configuration

Table 8-3 shows the timer B pin configuration.

Table 8-3 Pin Configuration

Name	Abbrev.	I/O	Function
Event input pin	$P1_0/\overline{IRQ_0}$	Input	Timer B event input

4. Register configuration

Table 8-4 shows the register configuration of timer B.

Table 8-4Timer B Registers

Name	Abbrev.	R/W	Initial Value	Address
Timer mode register B	TMB	R/W	H'78	H'FFC2
Timer counter B	ТСВ	R	H'00	H'FFC3
Timer load register B	TLB	W	H'00	H'FFC3

8.3.2 Register Descriptions

1. Timer mode register B (TMB)

Bit	7	6	5	4	3	2	1	0
	TMB7	—	—	_	—	TMB2	TMB1	TMB0
Initial value	0	1	1	1	1	0	0	0
Read/Write	R/W	_	_	_	_	R/W	R/W	R/W

TMB is an 8-bit read/write register for selecting the auto-reload function and input clock.

Upon reset, TMB is initialized to H'78.

Bit 7: Auto-reload function select (TMB7)

Bit 7 selects whether timer B is used as a internal timer or auto-reload timer.

Bit 7 TMB7	Description	
0	Interval timer function selected.	(initial value)
1	Auto-reload function selected.	



Bits 6 to 3: Reserved bits

Bits 6 to 3 are reserved; they always read as 1, and cannot be modified.

Bits 2 to 0: Clock select (TMB2 to TMB0)

Bits 2 to 0 select the clock input to TCB. External clock counting can be triggered by either the rising or falling edge of clock input.

Bit 1 TMB1	Bit 0 TMB0	Description
0	0	Internal clock: count using
0	1	Internal clock: count using
1	0	Internal clock: count using
1	1	Internal clock: count using
0	0	Internal clock: count using
0	1	Internal clock: count using
1	0	Internal clock: count using
1	1	External clock (P1 ₀ /IRQ ₀): count from rising or falling edge.*
	TMB1 0 0 1 0 0	TMB1 TMB0 0 0 0 1 1 0 1 1 0 0 1 1 0 1

Note: * External clock edge selection is made by setting bit IEG0 in the IRQ edge select register (IEGR). For details see 3.2.3 2, IRQ edge select register (IEGR).

2. Timer counter B (TCB)

Bit	7	6	5	4	3	2	1	0
	TCB7	TCB6	TCB5	TCB4	ТСВ3	TCB2	TCB1	TCB0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

TCB is an 8-bit read-only up-counter, which is incremented by internal or external clock input. The clock source for input to this counter is selected by bits TMB2 to TMB0 in timer mode register B (TMB). TCB values can be read by the CPU at any time.

When TCB overflows from H'FF to H'00 or to the value set in TLB, the IRRTB bit in interrupt request register 2 (IRR2) is set to 1.

RENESAS

TCB is allocated to the same address as timer load register B (TLB).

Upon reset, TCB is initialized to H'00.

3. Timer load register B (TLB)

Bit	7	6	5	4	3	2	1	0
	TLB7	TLB6	TLB5	TLB4	TLB3	TLB2	TLB1	TLB0
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

TLB is an 8-bit write-only register for setting the reload value of timer counter B (TCB).

When a reload value is set in TLB, at the same time this value is loaded to timer counter B (TCB) as well, and TCB starts counting up from that value. When TCB overflows during operation in auto-reload mode, the TLB value is loaded in TCB. Accordingly, overflow periods can be set within the range of 1 to 256 input clocks.

The same address is allocated to TLB as to TCB.

Upon reset, TLB is initialized to H'00.

8.3.3 Timer Operation

Timer B is an 8-bit multifunction timer. It can be used as an interval or auto-reload timer, or, depending on the input pin combination, as an event counter.

1. Timer B operation modes

Timer B is an 8-bit up-counter which is incremented each time a clock pulse is input. The two operation modes, interval and auto-reload, are explained below.

• Operation as interval timer

When bit TMB7 in timer mode register B (TMB) is cleared to 0, timer B functions as an 8-bit interval timer.

Upon reset, timer counter B (TCB) is reset to H'00 and bit TMB7 is cleared to 0, so count-up resumes immediately after reset, without stopping operation as an interval counter. The clock signal on which timer B runs is set by bits TMB2 to TMB0 in TMB; any of seven internal clock signals output by prescaler S can be selected, or an external clock input at pin $P1_0/\overline{IRQ_0}$.

After the count value in TCB reaches H'FF, the next clock signal input causes timer B to overflow, setting bit IRRTB to 1 in interrupt request register 2 (IRR2). If bit IENTB = 1 in interrupt enable register 2 (IENR2), an interrupt is requested of the CPU.*

At overflow, the TCB count value goes back to H'00, and count-up begins anew.

Rev. 3.00, 12/94, page 162 of 334



When timer B is functioning as an interval timer (bit TMB7 = 0) and a value is set in timer load register B (TLB), this value is loaded at the same time in TCB.

Note: * For details on interrupts, see 3.2.2, Interrupts.

• Operation as auto-reload timer

Setting bit TMB7 in TMB to 1 causes timer B to function as an 8-bit auto-reload timer. When a reload value is set in TLB, that value is loaded at the same time to TCB, becoming the value from which TCB starts its count.

After the count value in TCB reaches H'FF, the next clock signal input causes timer B to overflow. The TLB value is then loaded to TCB, and the count continues from that value. This means that overflow periods can be set within a range from 1 to 256 input clocks, depending on the TLB value.

The explanation of operation clock sources and interrupts in auto-reload mode is the same as for interval mode.

In auto-reload mode (bit TMB7 = 1), resetting the TLB value also initializes TCB.

2. Operation on external clock

Timer B can operate on an external clock input at pin $P1_0/\overline{IRQ_0}$. External clock operation is selected by setting bits TMB2–0 in timer mode register B to all 1's (111). The TCB count is triggered by either the rising or falling edge of input at pin $P1_0/\overline{IRQ_0}$.

When timer B is used to count external event input, bit IRQC0 in port mode register 1 (PMR1) should be set to 1, and bit IEN0 in interrupt enable register 1 (IENR1) should be cleared to 0 to disable interrupt requests at IRQ₀.



8.4 Timer C

8.4.1 Overview

Timer C is an 8-bit up/down counter that counts up or down for every input clock pulse. This timer has two operation modes, interval and auto reload.

1. Features

The main features of timer C are given below.

- Runs on any of seven internal clock sources (φ/8192, φ/2048, φ/512, φ/256, φ/128, φ/32, φ/8) or an external clock (can be used to count external events).
- An interrupt request is raised when the counter overflows.
- Can be switched between up- and down-counting by software or hardware control.
- 2. Block diagram

Figure 8-4 shows a block diagram of timer C.




Figure 8-4 Block Diagram



3. Pin configuration

Table 8-5 shows the timer C pin configuration.

Table 8-5 Pin Configuration

Name	Abbrev.	I/O	Function
Event input pin	P1 ₁ /IRQ ₁	Input	Timer C event input
Up-/down-count selection pin	P9 ₇ /UD	Input	Timer C up/down control

4. Register configuration

Table 8-6 shows the register configuration of timer C.

Table 8-6 Timer C Registers

Name	Abbrev.	R/W	Initial Value	Address
Timer mode register C	TMC	R/W	H'18	H'FFC4
Timer counter C	тсс	R	H'00	H'FFC5
Timer load register C	TLC	W	H'00	H'FFC5

8.4.2 Register Descriptions

1. Timer mode register C (TMC)

Bit	7	6	5	4	3	2	1	0
	TMC7	TMC6	TMC5	—	—	TMC2	TMC1	TMC0
Initial value	0	0	0	1	1	0	0	0
Read/Write	R/W	R/W	R/W	_	_	R/W	R/W	R/W

TMC is an 8-bit read/write register for auto-reload function selection, counter up/down control, and input clock selection.

Upon reset, TMC is initialized to H'18.

Bit 7: Auto-reload function select (TMC7)

Bit 7 selects whether timer C is used as an interval timer or auto-reload timer.

Bit 7 TMC7	Description	
0	Interval timer function selected.	(initial value)
1	Auto-reload function selected.	

Bit 6: Counter up/down control 1 (TMC6)

This bit selects whether up/down control of timer counter C (TCC) is by hardware control using pin $P9_7/UD$, or by software control using bit TMC5.

Bit 5: Counter up/down control 2 (TMC5)

This bit selects whether TCC is used for counting up or down. Its setting is valid when bit TMC6 = 0.

Bits TMC6 and TMC5 are set as follows.

Bit 6 TMC6	Bit 5 TMC5	Description	
0	0	TCC is used as an up-counter.	(initial value)
0	1	TCC is used as a down-counter.	
1	*	TCC up/down control is by input at pin P9 ₇ /UD. To UD pin input is high level, and an up-counter if UD	

Note: * Don't care.

Bits 4 and 3: Reserved bits

Bits 4 and 3 are reserved; they are always read as 1, and cannot be modified.

Bits 2 to 0: Clock select (TMC2 to TMC0)



Bits 2 to 0 select the clock input to TCC. External clock counting can be triggered by either the rising or falling edge of clock input.

Bit 2 TMC2	Bit 1 TMC1	Bit 0 TMC0	Description
0	0	0	Internal clock: count using $\phi/8192$. (initial value)
0	0	1	Internal clock: count using φ/2048.
0	1	0	Internal clock: count using ø/512.
0	1	1	Internal clock: count using φ/256.
1	0	0	Internal clock: count using
1	0	1	Internal clock: count using
1	1	0	Internal clock: count using
1	1	1	External clock (P1 ₁ /IRQ ₁): count from rising or falling edge.*

Note: * External clock edge selection is made by setting bit IEG1 in the IRQ edge select register (IEGR). For details see 3.2.3 2, IRQ edge select register (IEGR).

2. Timer counter C (TCC)

Bit	7	6	5	4	3	2	1	0
	TCC7	TCC6	TCC5	TCC4	тсс3	TCC2	TCC1	TCC0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

TCC is an 8-bit read-only up-/down-counter, which is incremented or decremented by internal or external clock input. The clock source for input to this counter is selected by bits TMC2 to TMC0 in timer mode register C (TMC). TCC values can be read by the CPU at any time.

When TCC overflows (from H'FF to H'00 or to the value set in TLC) or underflows (from H'00 to H'FF or to the value set in TLC), the IRRTC bit in interrupt request register 2 (IRR2) is set to 1.

RENESAS

TCC is allocated to the same address as timer load register C (TLC).

Upon reset, TCC is initialized to H'00.

3. Timer load register C (TLC)

Bit	7	6	5	4	3	2	1	0
	TLC7	TLC6	TLC5	TLC4	TLC3	TLC2	TLC1	TLC0
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

TLC is an 8-bit write-only register for setting the reload value of TCC.

When a reload value is set in TLC, at the same time this value is loaded to timer counter C (TCC) as well, and TCC starts counting up or down from that value. When TCC overflows or underflows during operation in auto-reload mode, the TLC value is loaded in TCC. Accordingly, overflow and underflow periods can be set within the range of 1 to 256 input clocks.

The same address is allocated to TLC as to TCC.

Upon reset, TLC is initialized to H'00.

8.4.3 Timer Operation

Timer C is an 8-bit multifunction timer. It can be used as an interval or auto-reload timer, or, depending on the input pin combination, as an event counter.

1. Timer C operation modes

Timer C is an 8-bit up-/down-counter which is incremented or decremented each time a clock pulse is input. The two operation modes, interval and auto-reload, are explained below.

• Operation as interval timer

When bit TMC7 in timer mode register C (TMC) is cleared to 0, timer C functions as an 8-bit interval timer.

Upon reset, timer counter C (TCC) is initialized to H'00 and TMC to H'18, so count-up resumes immediately after reset, without stopping operation as an interval counter. The clock signal on which timer C runs is set by bits TMC2 to TMC0 in TMC; any of seven internal clock signals output by prescaler S can be selected, or an external clock input at pin $P1_1/\overline{IRQ_1}$.

Either software or hardware control can be used to determine whether TCC counts up or down, depending on the setting of bit TMC6 in TMC. When software control is selected, the up/down setting is made in bit TMC5. Hardware control is by pin P9₇/UD.



After the count value in TCC reaches H'FF (H'00), the next clock signal input causes timer C to overflow (underflow), setting bit IRRTC to 1 in interrupt request register 2 (IRR2). If bit IENTC = 1 in interrupt enable register 2 (IENR2), an interrupt is requested of the CPU.*

At overflow (underflow), the TCC count value goes back to H'00 (H'FF), and count-up or count-down begins anew.

When timer C is functioning as an interval timer (bit TMC7 = 0) and a value is set in timer load register C (TLC), this value is loaded at the same time in TCC.

Note: * For details on interrupts, see 3.2.2, Interrupts.

Operation as auto-reload timer

Setting bit TMC7 in TMC to 1 causes timer C to function as an 8-bit auto-reload timer. When a reload value is set in TLC, that value is loaded at the same time to TCC, becoming the value from which TCC starts its count.

After the count value in TCC reaches H'FF (H'00), the next clock signal input causes timer C to overflow (underflow). The TLC value is then loaded to TCC, and the count continues from that value. This means that overflow (underflow) periods can be set within a range from 1 to 256 input clocks, depending on the TLC value.

The explanation of operation clock sources, up/down control, and interrupts in auto-reload mode is the same as for interval mode.

In auto-reload mode (bit TMC7 = 1), resetting the TLC value also initializes TCC.

2. Operation on external clock

Timer C can operate on an external clock input at pin $P1_1/\overline{IRQ_1}$. External clock operation is selected by setting bits TMC2 to TMC0 in timer mode register C to all 1's (111). The TCC count is triggered by either the rising or falling edge of input at pin $P1_1/\overline{IRQ_1}$.

When timer C is used to count external event input, bit IRQC1 in port mode register 1 (PMR1) should be set to 1, and bit IEN1 in interrupt enable register 1 (IENR1) should be cleared to 0 to disable interrupt requests at IRQ1.

3. TCC up/down control by hardware

TCC up/down control for timer C can be by input at pin $P9_7/UD$. When bit TMC6 in TMC is set to 1, a high-level input at the UD pin selects a down-counter, while a low-level input changes it to an up-counter.

RENESAS

When using input at pin UD for this control, set the UP/DOWN bit in port mode register 2 (PMR2) to 1.

8.5 Timer D

8.5.1 Overview

Timer D is an 8-bit event counter, which is incremented each time an external event is input. Counting of external events can be triggered by the rising or falling edge of that input.

1. Features

The main features of timer D are given below.

- Choice of rising or falling edge for external event counting.
- An interrupt request is raised when the counter overflows.
- 2. Block diagram

Figure 8-5 shows a block diagram of timer D




Figure 8-5 Block Diagram



3. Pin configuration

Table 8-7 shows the timer D pin configuration.

Table 8-7 Pin Configuration

Name	Abbrev.	I/O	Function
Event input pin	P1 ₆ /EVENT	Input	Timer D event input

4. Register configuration

Table 8-8 shows the register configuration of timer D.

Table 8-8 Timer D Registers

Name	Abbrev.	R/W	Initial Value	Address
Timer mode register D	TMD	R/W*	H'7E	H'FFC6
Timer counter D	TCD	R	H'00	H'FFC7

Note: * Writing to bit 7 of TMD is possible only when writing 1 to clear the counter.

8.5.2 Register Descriptions

Timer mode register D (TMD) 1.

Bit	7	6	5	4	3	2	1	0
	CLR	_			—		—	EDG
Initial value	0	1	1	1	1	1	1	0
Read/Write	W	_		_	_	_		R/W

TMD is an 8-bit read/write register for clearing timer counter D (TCD), and for selecting whether input at the external event pin is sensed at the rising or falling edge.

Bit 7: Counter clear (CLR)

Bit 7 initializes TCD to H'00.

Dit 7

CLR	Description	
0	After 1 is written to this bit to initialize TCD, it is cleared to 0 by hardware.	(initial value)
1	Initializes TCD to H'00.	

RENESAS

Bits 6 to 1: Reserved bits

Bits 6 to 1 are reserved; they always read as 1, and cannot be modified.

Bit 0: Edge select (EDG)

Bit 0 selects the rising or falling edge of input at external event pin $P1_6/\overline{EVENT}$.

Bit 0 EDG	Description	
0	TCD count-up starts at falling edge of input at pin P1 ₆ /EVENT.	(initial value)
1	TCD count-up starts at rising edge of input at pin P1 ₆ /EVENT.	

2. Timer counter D (TCD)

Bit	7	6	5	4	3	2	1	0
	TCD7	TCD6	TCD5	TCD4	TCD3	TCD2	TCD1	TCD0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

TCD is an 8-bit read-only up-counter, which is incremented by external clock input at pin $P1_6/\overline{EVENT}$. The rising or falling edge of clock input is selected by the EDG bit in timer mode register D (TMD). TCD values can be read by the CPU at any time.

When TCD overflows from H'FF to H'00, the IRRTD bit in interrupt request register 2 (IRR2) is set to 1.

Upon reset, TCD is initialized to H'00.



8.5.3 Timer Operation

1. Operation on external clock

Timer D operates on external clock input at pin $P1_6$ /EVENT, used as an event input pin. The rising or falling edge of this input is selected by the EDG bit in timer mode register D (TMD).

After the count value in TCD reaches H'FF, the next clock signal input causes timer D to overflow, setting bit IRRTD in interrupt request register 2 (IRR2) to 1. If bit IENTD = 1 in interrupt enable register 2 (IENR2), an interrupt is requested of the CPU.*

At overflow, the TCD count value goes back to H'00, and count-up begins anew.

TCD can be cleared by setting 1 in the CLR bit of TMD.

When external event input is used, the EVENT bit in port mode register 1 (PMR1) should be set to 1.

Note: * For details on interrupts, see 3.2.2, Interrupts.



8.6 Timer E

8.6.1 Overview

Timer E is an 8-bit up-counter, which counts up each time a clock pulse is input. This timer has two operation modes, interval and auto reload. In addition, it can output a square wave with a 50% duty factor, using overflow signals or prescaler S signals.

1. Features

The main features of timer E are given below.

- Runs on any of eight internal clock sources (φ/8192, φ/4096, φ/2048, φ/512, φ/256, φ/128, φ/32, φ/8).
- An interrupt request is raised when the counter overflows.
- Prescaler signals can be divided to produce a fixed-frequency output with a 50% duty factor.

When $\phi = 4$ MHz, output is 1.95 kHz or 3.9 kHz. When $\phi = 2$ MHz, output is 0.98 kHz or 1.95 kHz.

• Using overflow signals, it can produce square wave output of any frequency with a 50% duty factor.



2. Block diagram

Figure 8-6 shows a block diagram of timer E.




Figure 8-6 Block Diagram

3. Pin configuration

Table 8-9 shows the timer E pin configuration.

Table 8-9Pin Configuration

Name	Abbrev.	I/O	Function
Timer E waveform output pin	P1 ₅ /IRQ ₅ /TMOE	Output	Timer E output



4. Register configuration

Table 8-10 shows the register configuration of timer E.

Name	Abbrev.	R/W	Initial Value	Address
Timer mode register E	TME	R/W	H'78	H'FFC8
Timer counter E	TCE	R	H'00	H'FFC9
Timer load register E	TLE	W	H'00	H'FFC9
Port mode register 4	PMR4	R/W	H'0F	H'FFEE

Table 8-10Timer E Registers

8.6.2 Register Descriptions

1. Timer mode register E (TME)

Bit	7	6	5	4	3	2	1	0
	TME7	—	—	_	_	TME2	TME1	TME0
Initial value	0	1	1	1	1	0	0	0
Read/Write	R/W	_	_	_	_	R/W	R/W	R/W

TME is an 8-bit read/write register for selecting the auto-reload function and input clock.

Upon reset, TME is initialized to H'78.


Bit 7: Auto-reload function select (TME7)

Bit 7 selects whether timer E is used as an interval timer or auto-reload timer.

Bit 7		
TME7	Description	
0	Interval timer function selected.	(initial value)
1	Auto-reload function selected.	

Bits 6 to 3: Reserved bits

Bits 6 to 3 are reserved; they always read as 1, and cannot be modified.





Bits 2 to 0: Clock select (TME2 to TME0)

Bit 2 TME2	Bit 1 TME1	Bit 0 TME0	Description	
0	0	0	Internal clock: count using $\phi/8192$.	(initial value)
0	0	1	Internal clock: count using $\phi/4096$.	
0	1	0	Internal clock: count using $\phi/2048$.	
0	1	1	Internal clock: count using \$\phi/512.	
1	0	0	Internal clock: count using \$\phi/256.	
1	0	1	Internal clock: count using \u00f6/128.	
1	1	0	Internal clock: count using $\phi/32$.	
1	1	1	Internal clock: count using $\phi/8$.	

Bits 2 to 0 select the clock input to TCE.

2. Timer counter B (TCE)

Bit	7	6	5	4	3	2	1	0
	TCE7	TCE6	TCE5	TCE4	TCE3	TCE2	TCE1	TCE0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

TCE is an 8-bit read-only up-counter, which is incremented by internal clock input. The clock source for input to this counter is selected by bits TME2 to TME0 in timer mode register E (TME). TCE values can be read by the CPU at any time.

When TCE overflows from H'FF to H'00 or to the value set in TLE, the IRRTE bit in interrupt request register 2 (IRR2) is set to 1.

TCE is allocated to the same address as timer load register E (TLE).

Upon reset, TCE is initialized to H'00.



3. Timer load register E (TLE)

Bit	7	6	5	4	3	2	1	0
	TLE7	TLE6	TLE5	TLE4	TLE3	TLE2	TLE1	TLE0
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

TLE is an 8-bit write-only register for setting the reload value of TCE.

When a reload value is set in TLE, at the same time this value is loaded to timer counter E (TCE) as well, and TCE starts counting up from that value. When TCE overflows during operation in auto-reload mode, the TLE value is loaded in TCE. Accordingly, overflow periods can be set within the range of 1 to 256 input clocks.

The same address is allocated to TLE as to TCE.

Upon reset, TLE is initialized to H'00.

4. Port mode register 4 (PMR4)

Bit	7	6	5	4	3	2	1	0
	TEO	TEO ON	FREQ	VRFR	_	—	_	_
Initial value	0	0	0	0	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	—	—	—	_

PMR4 is an 8-bit read/write register, for switching functions of pin $P1_5/\overline{IRQ_5}/TMOE$ and for controlling waveform output from pin TMOE.

Upon reset, PMR4 is initialized to H'0F.



Bit 7: Timer E output function select (TEO)

Bit 6: Timer E output on/off (TEO ON)

Bit 5: Fixed frequency select (FREQ)

Bit 4: Variable frequency select (VRFR)

Functions of pin $P1_5/\overline{IRQ_5}/TMOE$ are switched as follows, according to the values in bits 7 to 4 of PMR4 and in bit IRQC5 of port mode register 1 (PMR1).

PMR1		PM	R4			Description
Bit 5 IRQC5	Bit 7 TEO	Bit 6 TEO ON	Bit 5 FREQ	Bit 4 VRFR	Pin Function	Pin State
0	0	0	0	0	P1 ₅ pin	Standard I/O port (initial value)
0	0	*	*	*	P1 ₅ pin	Standard I/O port
0	1	0	*	*	TMOE output pin (off)	Low-level output
0	1	1	0	0	TMOE output pin (on)	Fixed-frequency output: (ϕ /2048) 1.95 kHz (ϕ = 4 MHz) 0.98 kHz (ϕ = 2 MHz)
0	1	1	1	0	TMOE output pin (on)	Fixed-frequency output: (ϕ /1024) 3.9 kHz (ϕ = 4 MHz) 1.95 kHz (ϕ = 2 MHz)
0	1	1	*	1	TMOE output pin (on)	Variable-frequency output: toggled by Timer E overflow
1	*	*	*	*	$\overline{IRQ_5}$ input pin	External interrupt input

Note: * Don't care.

Bits 3 to 0: Reserved bits

Bits 3 to 0 are reserved; they always read as 1, and cannot be modified.

8.6.3 Timer Operation

Timer E is an 8-bit up-counter, which counts up each time a clock pulse is input. It functions as an interval or auto-reload timer. It can also output a square wave having a 50% duty factor. Each of these operation modes is explained below.

1. Operation as interval timer

When bit TME7 in timer mode register E (TME) is cleared to 0, timer E functions as an 8-bit interval timer.

Upon reset, timer counter E (TCE) is reset to H'00 and bit TME7 is cleared to 0, so count-up resumes immediately after reset, without stopping operation as an interval counter. The clock signal on which timer E runs is set by bits TME2 to TME0 in TME; any of eight internal clock signals output by prescaler S can be selected.

After the count value in TCE reaches H'FF, the next clock signal input causes timer E to overflow, setting bit IRRTE to 1 in interrupt request register 2 (IRR2). If bit IENTE = 1 in interrupt enable register 2 (IENR2), an interrupt is requested of the CPU.*

At overflow, the TCE count value goes back to H'00, and count-up begins anew.

When timer E is functioning as an interval timer (bit TME7 = 0) and a value is set in timer load register E (TLE), this value is loaded at the same time in TCE.

Note: * For details on interrupts, see 3.2.2, Interrupts.

2. Operation as auto-reload timer

Setting bit TME7 in TME to 1 causes timer E to function as an 8-bit auto-reload timer. When a reload value is set in TLE, that value is loaded at the same time to TCE, becoming the value from which TCE starts its count.

After the count value in TCE reaches H'FF, the next clock signal input causes timer E to overflow. The TLE value is then loaded to TCE, and the count continues from that value. This means that overflow periods can be set within a range from 1 to 256 input clocks, depending on the TLE value.

The explanation of operation clock sources and interrupts in auto-reload mode is the same as for interval mode.

In auto-reload mode (bit TME7 = 1), resetting the TLE value also initializes TCE.

Rev. 3.00, 12/94, page 180 of 334



3. Square wave output

A 50% duty square wave can be output at pin $P1_5/\overline{IRQ_5}/TMOE$, as set in port mode register 4 (PMR4) and in bit IRQC5 in port mode register 1 (PMR1). When bit VRFR = 0 in PMR4, the square wave has a fixed frequency as designated in the FREQ bit. For details on the frequencies that can be output, see 8.6.2 4, Port mode register 4 (PMR4).

When bit VRFR = 1, timer E overflow results in a toggle output alternating between low and high level (see figure 8-7). The overflow period is selected in timer load register E (TLE), with timer E operating in auto-reload mode (bit TME7 = 1). The operating clock can be selected by means of bits TME2 to TME0, resulting in a waveform output of any desired frequency within the range shown in table 8-11.




Figure 8-7 Square Wave Output Triggered by Timer E Overflow



		Output Wavef	orm ((= 2 MHz)
	1 Count (TLE = H'FF) × 2	256 Count	s (TLE = H'00) × 2
Internal Clock	Count Time	Output Frequency	Count Time	Output Frequency
ф/8 (250 kHz)	8 µs	125 kz	2024 µs	488.3 Hz
ф/32 (62.5 kHz)	32 µs	31.25 kHz	8192 µs	122.1 Hz
ф/128 (15.62 kHz)	128 µs	7.8125 kHz	32.768 ms	30.5 Hz
ф/256 (7.8125 kHz)	256 µs	3.9063 kHz	65.536 ms	15.3 Hz
ф/512 (3.9062 kHz)	512 µs	1.9531 kHz	131.072 ms	7.63 Hz
ф/2048 (976.5 Hz)	2.048 ms	488.3 Hz	524.288 ms	1.91 Hz
ф/4096 (488.2 Hz)	4.096 ms	244.1 Hz	1048.576 ms	0.95 Hz
ф/8192 (244.1 Hz)	8.192 ms	122.1 Hz	2097.152 ms	0.477 Hz

 Table 8-11
 Frequencies of Output Waveforms Triggered by Timer E Overflow

Output Waveform ($\phi = 4 \text{ MHz}$)

		•	• • •	•
	1 Count (TLE = H'FF) × 2	256 Counts	s (TLE = H'00) × 2
Internal Clock	Count Time	Output Frequency	Count Time	Output Frequency
φ/8 (500 kHz)	4 µs	250 kz	1024 µs	976.6 Hz
φ/32 (125 kHz)	16 µs	62.5 kHz	4096 µs	244.1 Hz
φ/128 (31.25 kHz)	64 µs	15.625 kHz	16.384 ms	61.0 Hz
ф/256 (15.625 kHz)	128 µs	7.8125 kHz	32.768 ms	30.5 Hz
φ/512 (7.8125 kHz)	256 µs	3.9063 kHz	65.536 ms	15.3 Hz
ф/2048 (1.963 Hz)	1.024 ms	976.6 Hz	262.144 ms	3.8 Hz
ф/4096 (976.52 Hz)	2.048 ms	488.3 Hz	524.288 ms	1.91 Hz
ф/8192 (488.2 Hz)	4.096 ms	244.1 Hz	1048.576 ms	0.95 Hz



8.7 Interrupts

Timer A–E interrupts are raised when a timer overflows (underflows). Each timer is assigned its own vector address The priority of interrupts is in the order of timer A (high) to timer E (low). Further details are given in 3.2.2, Interrupts, table 3-2, Interrupt Sources.

When an interrupt is raised in timers A–E, the corresponding bit IRRTA–IRRTE in interrupt request register 2 (IRR2) is set to 1. These interrupt flags are not cleared even if the interrupt is accepted. They must be cleared to 0 by software in the interrupt handler routine.

Interrupts for each timer may be enabled or disabled independently by means of bits IENTA–IENTE in interrupt enable register 2 (IENR2).

For further details see 3.2.3, Interrupt Control Registers.

8.8 Application Notes

Even when the EVENT bit in port mode register 1 (PMR1) is set for use of pin $P1_6/EVENT$ as $P1_6$ pin, it is possible that reading the $P1_6$ pin may cause timer D to be incremented. When using timer D, be sure to clear timer counter D (TCD) by means of the CLR bit in timer mode register D (TMD).



Rev. 3.00, 12/94, page 184 of 334



Section 9 14-Bit PWM

9.1 Overview

The H8/3724 and H8/3754 Series LSIs are provided with a 14-bit PWM (pulse width modulator) on chip, which can be used as an digital-to-analog converter by connecting a low pass filter.

9.1.1 Features

Features of the 14-bit PWM are as follows.

- Choice of two conversion periods
 A conversion period of 32768/φ, with a minimum modulation width of 2/φ (PWCR0 = 1), or a conversion period of 16384/φ, with a minimum modulation width of 1/φ (PWCR0 = 0), can be chosen.
- Pulse division method for less ripple

9.1.2 Block Diagram

Figure 9-1 gives a block diagram of the 14-bit PWM.




Figure 9-1 Block Diagram

RENESAS

9.1.3 Pin Configuration

Table 9-1 shows the output pin assigned to the 14-bit PWM.

Table 9-1 Pin Configuration

Name	Abbrev.	I/O	Function
PWM waveform output pin	PWM	Output	PWM waveform output

9.1.4 Register Configuration

Table 9-2 shows the register configuration of the 14-bit PWM.

Table 9-2 Register Configuration

Name	Abbrev.	R/W	Initial Value	Address
PWM control register	PWCR	W	H'FE	H'FFCC
PWM data register U	PWDRU	W	H'C0	H'FFCD
PWM data register L	PWDRL	W	H'00	H'FFCE



9.2 Register Descriptions

9.2.1 PWM Control Register (PWCR)

Bit	7	6	5	4	3	2	1	0
	—	—	_	_	—	—	_	PWCR0
Initial value	1	1	1	1	1	1	1	0
Read/Write	_	_	_		_	_	_	W

PWCR is an 8-bit write-only register for input clock selection.

Upon reset, PWCR is initialized to H'FE.

Bits 7 to 1: Reserved bits

Bits 7 to 1 are reserved; they always read as 1, and cannot be modified.

Bit 0: Clock select (PWCR0)

Bit 0 selects the clock supplied to the 14-bit PWM. This bit is for writing only; it always reads as 1.

Bit 0 BWCB0 Description

PWCR0	Description	
0	The input clock is $\phi/2$ (t $\phi = 2/\phi$). The conversion period is 16384/ ϕ , with a minimum modulation width of 1/ ϕ .	(initial value)
1	The input clock is $\phi/4$ (t $\phi = 4/\phi$). The conversion period is 32768/ ϕ , wit modulation width of 2/ ϕ .	h a minimum

Notation:

to: Period of PWM input clock



9.2.2 PWM Data Registers U and L (PWDRU, PWDRL)

Bit	7	6	5	4	3	2	1	0
	—		PWDRU5	PWDRU4	PWDRU3	PWDRU2	PWDRU1	PWDRU0
Initial value	1	1	0	0	0	0	0	0
Read/Write	_	_	W	W	W	W	W	W
Bit	7	6	5	4	3	2	1	0
	PWDRL7	PWDRL6	PWDRL5	PWDRL4	PWDRL3	PWDRL2	PWDRL1	PWDRL0
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

This is a 14-bit write-only register, with the upper 6 bits assigned to PWDRU and the lower 8 bits to PWDRL. The contents written to PWDRU and L add up to the high-level width of one PWM wave period.

When 14-bit data is written to PWDRU and L, the register contents are latched in the PWM waveform generator, updating the PWM waveform generation data there. The 14-bit data is set as follows.

- a. The lower 8 bit are written to PWDRL.
- b. The upper 6 bits are written to PWDRU.

Data should always be written in the above sequence, first to PWDRL and then to PWDRU.

This is a write-only register, which always reads as 1.

Upon reset, PWDRU and L are initialized to H'C000.



9.3 Operation

When using the 14-bit PWM, set the registers in the following sequence.

- 1. Set bit PWM in port mode register 2 (PMR2) to 1 so that pin P9₀/PWM is designated for PWM output.
- 2. Set bit PWCR0 in PWM control register (PWCR) to select a conversion period of either $32768/\phi$ (PWCR0 = 1) or $16384/\phi$ (PWCR0 = 0).
- 3. Set the output waveform data in PWM data register U and L (PWDRU, L). Be sure to write in the correct sequence, from PWDRL to PWDRU. At the same time as data is written to PWDRU, the data in this register will be latched in the PWM waveform generator, updating the PWM waveform generation in synchronization with internal signals.

One conversion period consists of 64 pulses, as shown in figure 9-2. The total of high-level pulse widths during this period (T_H) corresponds to the data in PWDRU and L. This relation can be represented as follows.

 $T_{\rm H}$ = (data value in PWDRU and L + 64) × t $\phi/2$

where t ϕ is the PWM input clock period, either 2/ ϕ (bit PWCR0 = 0) or 4/ ϕ (bit PWCR0 = 1).

When the data values in PWDRU, L are between H'3FC0 and H'3FFF, the PWM output will be at high level.

When the data value is H'0000, $T_H = 64 \times t\phi/2 = 32 t\phi$.

Example: In order to obtain a conversion period of 8,192 µs, registers are set as follows.

When bit PWCR0 = 0, the conversion period is 16384/ ϕ , so ϕ = 2 MHz. In this case t_{fn} = 128 µs, with 1/ ϕ (resolution) = 0.5 µs.

When bit PWCR0 = 1, the conversion period is $32768/\phi$, so $\phi = 4$ MHz. In this case $t_{fn} = 128 \ \mu$ s, with $2/\phi$ (resolution) = 0.5 μ s.

Accordingly, a conversion period of $8,192 \ \mu s$ is achieved by using a clock frequency (ϕ) of either 2 MHz or 4 MHz.

Renesas




Figure 9-2 PWM Output Waveform



Section 10 SCI1

10.1 Overview

Serial communication interface 1 (SCI1) is for clock-synchronous serial transfer of 8-bit or 16-bit data.

10.1.1 Features

The main SCI1 features are as follows.

- Choice of 8-bit or 16-bit data transfer
- Choice of 8 internal clock sources (φ/1024, φ/256, φ/64, φ/32, φ/16, φ/8, φ/4, φ/2) or an external clock
- · Interrupts raised on completion of transfer or when error occurs

10.1.2 Block Diagram

Figure 10-1 shows a block diagram of SCI1.




Figure 10-1 Block Diagram

RENESAS

Rev. 3.00, 12/94, page 191 of 334

10.1.3 Pin Configuration

Table 10-1 shows the SCI1 pin configuration.

Table 10-1 Pin Configuration

Name	Abbrev.	I/O	Function
SCI1 clock pin	SCK ₁	I/O	SCI1 clock I/O pin
SCI1 data input pin	SI ₁	Input	SCI1 received data input pin
SCI1 data output pin	SO1	Output	SCI1 transmit data output pin

10.1.4 Register Configuration

Table 10-2 shows the SCI1 register configuration.

Table 10-2 SCI1 Registers

Name	Abbrev.	R/W	Initial Value	Address
Serial mode register 1	SMR1	W	H'80	H'FFB0
Serial data register U1	SDRU1	R/W	Not fixed	H'FFB1
Serial data register L1	SDRL1	R/W	Not fixed	H'FFB2
Serial port register 1	SPR1	R/W	Not fixed	H'FFB3
Port mode register 2	PMR2	R/W	H'00	H'FFEC
Port mode register 3	PMR3	R/W	H'97	H'FFED



10.2 Register Descriptions

10.2.1 Serial Mode Register 1 (SMR1)

Bit	7	6	5	4	3	2	1	0
		SMR16	SMR15	SMR14	SMR13	SMR12	SMR11	SMR10
Initial value	1	0	0	0	0	0	0	0
Read/Write	_	W	W	W	W	W	W	W

SMR1 is an 8-bit write-only register, for selecting the operation mode and the prescaler divider ratio. There is also a function for initializing internal states of the serial interface when writing to SMR1.

When SMR1 is written to, transfer clock supply to serial data registers U1 and L1 (SDRU1, SDRL1) and to the octal/hexadecimal counter is stopped, and the octal/hexadecimal counter is reset to H'00. Accordingly, writing to the serial mode register while the serial interface is operating will cut off data transmission or receipt, and the serial communication interface 1 interrupt request flag (IRRS1) will be set.

Upon reset, SMR1 is initialized to H'80.

Bit 7: Reserved bit

Bit 7 is reserved; it always reads as 1, and cannot be modified.

Bits 6 to 4: Operation mode select (SMR16 to SMR14)

Bits 6 to 4 select the SCI1 operation mode.

Bit 6	Bit 5	Bit 4		
SMR16	SMR15	SMR14	Description	
0	0	0	Clock continuous output mode	(initial value)
	SMR15, than 00	SMR14 set to value other	8-bit transfer mode	
1	0	0	Clock continuous output mode	
	SMR15, than 00	SMR14 set to value other	16-bit transfer mode	

RENESAS

Bits 3 to 0: Clock select (SMR13 to SMR10)

Bit 3	Bit 2	Bit 1	Bit 0		Clock	Prescaler	Transfer Clock Period (
SMR13	SMR12	SMR11	SMR10	Pin SCK ₁	Source	Divider Ratio	$\phi = 4 \text{ MHz}$	φ = 2 MHz
0	0	0	0	SCK ₁ output	Prescaler S	∮/1024 (initial value)	256	512
			1	SCK ₁ output	Prescaler S	ф/256	64	128
		1	0	SCK ₁ output	Prescaler S	ф/64	16	32
			1	SCK ₁ output	Prescaler S	ф/32	8	16
	1	0	0	SCK ₁ output	Prescaler S	ф/16	4	8
			1	SCK ₁ output	Prescaler S	φ/8	2	4
		1	0	SCK ₁ output	Prescaler S	φ/4	1	2
			1	SCK ₁ output	Prescaler S	ф/2	_	1
1	0	0	0	Not used	_	_	_	_
	:	:	:					
	•	•	•					
	1	1	0					
	1	1	1	SCK ₁ input	External clock	_	_	

Bits 3 to 0 select the clock supplied to SCI1.

10.2.2 Serial Data Register U1 (SDRU1)

Bit	7	6	5	4	3	2	1	0
	SDRU17	SDRU16	SDRU15	SDRU14	SDRU13	SDRU12	SDRU11	SDRU10
Initial value	*	*	*	*	*	*	*	*
Read/Write	R/W							
Note: * Not fixed	t							

SDRU1 is an 8-bit read/write register. It is used as the data register for the upper 8 bits in 16-bit transfer (SDRL1 is used for the lower 8 bits).

Data written to SDRU1 is output to SDRL1 starting from the least significant bit (LSB), and in synchronization with the falling edge of the transfer clock. This data is than replaced by LSB-first data input at pin SI1, synchronized with the rising edge of the transfer clock. In this way data is shifted in the direction from most significant bit MSB to LSB.

Reading and writing to SDRU1 must be done after data transmission or receipt is complete. If this register is read or written while data transfer is in progress, the data contents cannot be guaranteed.

The SDRU1 value upon reset is not fixed.

Rev. 3.00, 12/94, page 194 of 334



10.2.3 Serial Data Register L1 (SDRL1)

Bit	7	6	5	4	3	2	1	0
	SDRL17	SDRL16	SDRL15	SDRL14	SDRL13	SDRL12	SDRL11	SDRL10
Initial value	*	*	*	*	*	*	*	*
Read/Write	R/W							
Note: * Not fixed								

Note: * Not fixed

SDRL1 is an 8-bit read/write register. It is used as the data register in 8-bit transfer, and as the data register for the lower 8 bits in 16-bit transfer (SDRU1 is used for the upper 8 bits).

In 8-bit transfer, data written to SDRL1 is output to pin SO₁ starting from the least significant bit (LSB), and in synchronization with the falling edge of the transfer clock. This data is than replaced by LSB-first data input at pin SI₁, synchronized with the rising edge of the transfer clock. In this way data is shifted in the direction from most significant bit MSB to LSB.

In 16-bit transfer, operation is the same as for 8-bit transfer, except that input data is latched by SDRU1.

Reading and writing to SDRL1 must be done after data transmission or receipt is complete. If this register is read or written while data transfer is in progress, the data contents cannot be guaranteed.

The SDRL1 value upon reset is not fixed.

10.2.4 Serial Port Register 1 (SPR1)

Bit	7	6	5	4	3	2	1	0
	SO1 LAST BIT	_	—					
Initial value	*	1	1	1	1	1	1	1
Read/Write R/W — — — — — — — —						_		
Note: * Not fixed								

SPR1 is an 8-bit read/write register, of which bit 7 connects to the last output stage of SDRL1.

RENESAS

Bit 7: Extended data bit (SO1 LAST BIT)

Bit 7 holds the last bit of transmitted data after transmission ends.

Output from pin SO₁ can be altered by software by manipulating this bit either before or after transmission.

If this bit is written during data transmission, the data contents cannot be guaranteed.

Bit 7 SO1 LAST BIT	Description	
0	Output from pin SO ₁ is low level.	(initial value)
1	Output from pin SO ₁ is high level.	

Bits 6 to 0: Reserved bits

Bits 6 to 0 are reserved: they always read as 1, and cannot be modified.

10.2.5 Port Mode Register 2 (PMR2)

Bit	7	6	5	4	3	2	1	0
	UP/ DOWN	SO2	SI2	SCK2	SO1	SI1	SCK1	PWM
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PMR2 is an 8-bit read/write register, for switching the port 9 pin functions. Bits 3 to 1, in combination with SMR1, set the SCI1 operation mode.

Upon reset, PMR2 is initialized to H'00.

Bits 3 to 1 are explained here. On bits 7 to 4 and bit 0, see 7.10.2 1, Port Mode Register 2 (PMR2).

Bit 3: Pin P9₃/SO₁ function switch (SO1)

Bit 3 selects whether pin $P9_3/SO_1$ functions as $P9_3$ I/O pin or as SO₁ output pin.

Bit 3 SO1	Description	
0	Pin P9 ₃ /SO ₁ functions as P9 ₃ I/O pin.	(initial value)
1	Pin P9 ₃ /SO ₁ functions as SO ₁ output pin. Setting bit SCK1 to 1 and clearing bit SI1 to 0 puts SCI1 in transmit mode.	



Bit 2: Pin P9₂/SI₁ function switch (SI1)

Bit 2 selects whether pin P9₂/SI₁ functions as P9₂ I/O pin or as SI₁ input pin.

Bit 2 SI1	Description	
0	Pin $P9_2/SI_1$ functions as $P9_2$ I/O pin.	(initial value)
1	Pin P9 ₂ /SI ₁ functions as SI ₁ input pin. Setting bit SCK1 to 1 and clearing bit SO1 to 0 puts SCI1 in receive mode.	

Bit 1: Pin P9₁/SCK₁ function switch (SCK1)

Bit 1 selects whether pin P9₁/SCK₁ functions as P9₁ I/O pin or as SCK₁ I/O pin.

Bit 1 SCK1	Description	
0	Pin P9 ₁ /SCK ₁ functions as P9 ₁ I/O pin.	(initial value)
1	Pin P9 ₁ /SCK ₁ functions as SCK ₁ I/O pin. The direction of clock I/O and the prescaler divider ratio are set in serial mode register 1	(SMR1).

10.2.6 Port Mode Register 3 (PMR3)

Bit	7	6	5	4	3	2	1	0
		SO2 PMOS	CS		SO1 PMOS			
Initial value	1	0	0	1	0	1	1	1
Read/Write	—	R/W	R/W	—	R/W	—	—	—

PMR3 is an 8-bit read/write register, for PMOS on/off switching of the SCI1 and SCI2 data output pins (pins SO₁ and SO₂), and for controlling SCI2 chip select output (pin SI₂/ \overline{CS}).

Upon reset, PMR3 is initialized to H'97.

Bit 3 is explained here. On bits 6 and 5, see 11.2.5, Port Mode Register 3 (PMR3).

Bit 3: Pin SO₁ PMOS on/off (SO1PMOS)

Bit 3 controls on/off of the pin $P9_3/SO_1$ PMOS buffer.

Bit 3 S01PMOS	Description	
0	The PMOS buffer of pin $P9_3/SO_1$ is on, resulting in CMOS output.	(initial value)
1	The PMOS buffer of pin $P9_3/SO_1$ is off, resulting in NMOS open drain	n output.

RENESAS

10.3 Operation

10.3.1 Overview

SCI1 sends and receives data in synchronization with a clock pulse.

SCI1 operation modes are set by bits 6 to 4 of serial mode register 1 (SMR1) and bits 3 to 1 of port mode register 2 (PMR2) in combination, as shown in table 10-3.

SMR1		PMR2				
SMR16	SMR16 SMR15 SMR14		PMR23 PMR22 PMR21		PMR21	Operation Mode
*	*	*	0	0	0	Serial communication disabled
*	0	0	0	0	1	Clock continuous output mode
0	SMR15, SMR14		1	0	1	8-bit send mode
set to v than 0		lue other	0	1	1	8-bit receive mode
			1	1	1	8-bit send/receive mode
1	SMR15, SMR14		1	0	1	16-bit send mode
	set to va than 00	lue other	0	1	1	16-bit receive mode
			1	1	1	16-bit send/receive mode

Table 10-3 SCI1 Operation Mode Setting	Table 10-3	SCI1	Operation	Mode	Setting
--	-------------------	------	-----------	------	---------

Note: * Don't care.

SCI1 consists of SMR1, serial data register U1 (SDRU1), serial data register L1 (SDRL1), serial port register 1 (SPR1), an octal/hexadecimal counter, and a multiplexer. (See figure 10-1.)

Pin SCK₁ and the transfer clock are controlled by writing data to SMR1.

SDRU1 and SDRL1 are used to write data to be sent and to hold received data; these registers can be written to and read by software. Data in these registers is shifted in synchronization with the transfer clock, for input and output at pins SI_1 and SO_1 .

SCI1 operation starts with a dummy read of SMR1. The octal/hexadecimal counter is cleared to H'0 by this dummy read, and starts counting anew from the falling edge of the transfer clock (pin SCK₁), being incremented by 1 at each transfer clock rising edge. If 8 or 16 transfer clock pulses are input and the counter overflows, or if data send/receive is cut off in progress, the octal/hexadecimal counter is cleared to H'0. At the same time bit IRRS1 in interrupt request register 3 (IRR3) is set to 1.

For more details on interrupts, see 3.2.2, Interrupts.

Rev. 3.00, 12/94, page 198 of 334



10.3.2 Data Transfer Format

Figure 10-2 shows the clock-synchronous data transfer format. Data can be sent and received in lengths of 8 bits or 16 bits. Data is sent and received starting from the least significant bit, in LSB-first format. A data segment for transmission is output from the falling edge of the transfer clock pulse until the next falling edge. Receive data is latched from the rising edge of the clock.




Figure 10-2 Clock-Synchronous Data Transfer Format

10.3.3 Clock

A choice of 8 internal clock sources or an external clock may be used as the transfer clock for serial communication. When an internal clock is used, pin SCK_1 is the clock output pin.

10.3.4 Data Transmit/Receive

1. Initializing SCI1

Before data is sent or received, first SCI1 must be initialized by software. This is done by writing the desired transfer conditions in serial mode register 1 (SMR1).

2. Data transmission

A send operation takes place as follows.

• Bit SO1 in port mode register 2 (PMR2) is set to 1, making pin $P9_3/SO_1$ the SO₁ output pin. Also, bit SCK1 in PMR2 is set to 1, making pin $P9_1/SCK_1$ the SCK₁ I/O pin. If necessary, the SO1PMOS bit in PMR3 is set for NMOS open drain output at pin SO1.

RENESAS

Rev. 3.00, 12/94, page 199 of 334

- Bit SMR16 in SMR1 is set to 1 or cleared to 0, and bits SMR15–SMR14 are set to a value other than 00, designating 8- or 16-bit transfer mode. The transfer clock is then selected in bits SMR13–SMR10. Writing data to SMR1 initializes the SCI1 internal states.
- Transfer data is written in serial data register L1 (SDRL1) and serial data register U1 (SDRU1), as follows.
 8-bit transfer mode: SDRL1
 16-bit transfer mode: Upper byte in SDRU1, lower byte in SDRL1
- A dummy read is made of SMR1. SCI1 starts operating, and data for transmission is output at pin SO₁.
- After data transmission is complete, bit IRRS1 in interrupt request register 3 (IRR3) is set to 1.

If an internal clock source is used, a synchronization clock pulse is output from pin SCK_1 at the same time as data is output. After data transmission is complete, the synchronization clock is not output until the next SMR1 dummy read. During this time, pin SO_1 continues to output the value of the last bit sent.

When an external clock source is used, data is transmitted in synchronization with the clock pulse input at pin SCK_1 . After data transmission is complete, a send operation is resumed if the synchronization clock continues to be input.

Between transmissions, the output value of pin SO_1 can be changed by rewriting bit 7 (SO1 LAST BIT) in serial port register 1 (SPR1).

Executing an SMR1 dummy read during transmission will result in transmit error, setting bit IRRS1 in IRR3 to 1.

3. Data receipt

A receive operation takes place as follows.

- Bit SI1 in port mode register 2 (PMR2) is set to 1, making pin P9₂/SI₁ the SI₁ input pin. Also, bit SCK1 in PMR2 is set to 1, making pin P9₁/SCK₁ the SCK₁ I/O pin.
- Bit SMR16 in serial mode register 1 (SMR1) is set to 1 or cleared to 0, and bits SMR15– SMR14 are set to a value other than 00, designating 8- or 16-bit transfer mode. The transfer clock is then selected in bits SMR13–SMR10. Writing data to SMR1 initializes the SCI1 internal states.
- A dummy read is made of SMR1. SCI1 starts operating, and received data is input at pin SI1.



- After data receipt is complete, bit IRRS1 in interrupt request register 3 (IRR3) is set to 1.
- Received data is read in SDRL1 and SDRU1, as follows.
 8-bit transfer mode: SDRL1
 16-bit transfer mode: Upper byte in SDRU1, lower byte in SDRL1

If an internal clock source is used, a dummy read of SMR1 immediately starts a data receive operation. The synchronization clock is output from pin SCK₁.

When an external clock source is used, after the dummy read of SMR1, data is received in synchronization with the clock pulse input at pin SCK_1 . After data receipt is complete, a receive operation is resumed if the synchronization clock continues to be input.

Executing an SMR1 dummy read during receipt will result in data receive error, setting bit IRRS1 in IRR3 to 1.

4. Simultaneous data transmission/receipt

A simultaneous send/receive operation takes place as follows.

- Bits SO1, SI1, and SCK1 in PMR2 are all set to 1, designating SO₁ output pin, SI₁ pin, and SCK₁ pin. If necessary, the SO1PMOS bit in PMR3 is set for NMOS open drain output at pin SO₁.
- Bit SMR16 in SMR1 is set to 1 or cleared to 0, and bits SMR15–SMR14 are set to a value other than 00, designating 8- or 16-bit transfer mode. The transfer clock is then selected in bits SMR13–SMR10. Writing data to SMR1 initializes the SCI1 internal states.
- Transfer data is written in SDRL1 and SDRU1, as follows.
 8-bit transfer mode: SDRL1
 16-bit transfer mode: Upper byte in SDRU1, lower byte in SDRL1
- A dummy read is made of SMR1. SCI1 starts operating, data for transmission is output at pin SO₁, and received data is input at pin SI₁.
- After data transmission and receipt is complete, bit IRRS1 in IRR3 is set to 1.
- Received data is read from SDRL1 and SDRU1.
 8-bit transfer mode: SDRL1
 16-bit transfer mode: Upper byte in SDRU1, lower byte in SDRL1

Rev. 3.00, 12/94, page 201 of 334

In simultaneous data transmission/receipt, the send operation and receive operation described in 10.2.4 2 and 10.2.4 3 above take place at the same time. See those sections for further details.

During a send/receive operation, a dummy read to SMR1 will result in transmit/receive error, setting bit IRRS1 in IRR3 to 1.

10.3.5 SCI1 State Transitions

There are three internal SCI1 states, as shown in figure 10-3.

In serial start pending state, the serial communication interface internal state is initialized. In this state, the serial communication interface does not operate even if a transfer clock signal is input. Executing an SMR1 dummy read in this state changes the state to transfer clock pending state.

In transfer clock pending state, when a transfer clock signal is input the octal/hexadecimal counter starts counting up and the serial data register shift begins, thus entering transfer state. If clock continuous output mode has been selected, however, instead of going to transfer state the system will output the clock signal continuously.

In transfer state, when 8 or 16 transfer clock cycles are input, or if SMR1 dummy read and SMR1 write are executed, the octal/hexadecimal counter is reset to H'0, and transfer clock pending state is entered. Writing to SMR1 in transfer state will reset the octal/hexadecimal counter to H'0 and change the state to serial start pending state. When the state goes from transfer state to another state, the resetting of the octal/hexadecimal counter to H'0 sets bit IRRS1 in IRR3 to 1.

If an internal clock source is selected, a dummy read to SMR1 starts output from the transfer clock, which stops after 8 or 16 clock output cycles.

When writing to SMR1 in transfer clock pending state or in transfer state, it is necessary to write to SMR1 again in order to initialize the serial communication interface internal state. After writing to SMR1, the state becomes serial start pending state.







Figure 10-3 SCI1 State Transitions

10.3.6 Transfer Clock Error Detection

In transfer state, if an extraneous pulse is superimposed on the proper transfer clock signal due to external noise or the like, SCI1 may function incorrectly. Transfer clock error can be detected by means of a procedure like that shown in figure 10-4.

In transfer clock pending state, if more than the normal 8 or 16 transfer clock cycles are mistakenly input, the SCI1 state will change from transfer state to transfer clock pending state and then back to transfer state. After bit IRRS1 in interrupt request register 3 (IRR3) is cleared to 0, writing a value in serial mode register 1 (SMR1) changes the state to serial start pending, and bit IRRS1 is again set to 1.



Renesas




Figure 10-4 Typical Procedure for Transfer Clock Error Detection

10.3.7 Interrupts

SCI1 interrupts are raised for transfer complete and for transmit/receive error. These interrupts are assigned a common vector address.

When SCI1 transfer is complete, or when transmit/receive error occurs before transfer is complete, bit IRRS1 in interrupt request register 3 (IRR3) is set to 1. SCI1 interrupt requests can be enabled or disabled in bit IENS1 of interrupt enable register 3 (IENR3).

For further details, see 3.2.2, Interrupts.



Section 11 SCI2

11.1 Overview

Serial communication interface 2 (SCI2) has a 32-byte data buffer, for clock-synchronous serial transfer of up to 32 bytes of data in one operation.

11.1.1 Features

The main SCI2 features are as follows.

- Automatic transfer of up to 32 bytes of data
- Operates on internal clock sources ($\phi/8$, $\phi/4$, $\phi/2$) or an external clock
- · Interrupts raised on completion of transfer or when error occurs

11.1.2 Block Diagram

Figure 11-1 shows a block diagram of SCI2.




Figure 11-1 Block Diagram

RENESAS

Rev. 3.00, 12/94, page 205 of 334

11.1.3 Pin Configuration

Table 11-1 shows the SCI2 pin configuration.

Table 11-1 Pin Configuration

Name	Abbrev.	I/O	Function
SCI2 clock pin	SCK ₂	I/O	SCI2 clock I/O pin
SCI2 data input pin	SI ₂	Input	SCI2 received data input pin
SCI2 data output pin	SO ₂	Output	SCI2 transmit data output pin
SCI2 chip select output pin	CS	Output	SCI2 chip select output pin

Note: Function switching of pins P9₄/SCK₂, P9₅/SI₂/CS, and P9₆/SO₂ is done in port mode register 2 (PMR2) and port mode register 3 (PMR3). On PMR2, see 7.10.2 1, Port mode register 2 (PMR2).

11.1.4 Register Configuration

Table 11-2 shows the SCI2 register configuration.

Table 11-2 SCI2 Registers

Name	Abbrev.	R/W	Initial Value	Address
32-byte data buffer	_	R/W	Not fixed	H'FF80 to H'FF9F
Start address register	STAR	R/W	H'E0	H'FFA0
End address register	EDAR	R/W	H'E0	H'FFA1
Serial control register 2	SCR2	R/W	H'E0	H'FFA2
Status register	STSR	R/W	H'E0/H'E8	H'FFA3
Port mode register 2	PMR2	R/W	H'00	H'FFEC
Port mode register 3	PMR3	R/W	H'97	H'FFED



11.2 Register Descriptions

11.2.1 Start Address Register (STAR)

Bit	7	6	5	4	3	2	1	0
	—	_		STA4	STA3	STA2	STA1	STA0
Initial value	1	1	1	0	0	0	0	0
Read/Write	_	_	_	R/W	R/W	R/W	R/W	R/W

STAR is an 8-bit read/write register, for designating the transfer start address in the memory space from H'FF80 to H'FF9F allocated to the 32-byte data buffer.

The 32 bytes from H'00 to H'1F designated by the lower 5 bits of STAR (bits STA4 to STA0) correspond to address space H'FF80 to H'FF9F.

Data is sent or received continuously using the area defined in STAR and in the end address register (EDAR).

Bits 7 to 5 are reserved; they are always read as 1, and cannot be modified.

Upon reset, STAR is initialized to H'E0.

11.2.2 End Address Register (EDAR)

Bit	7	6	5	4	3	2	1	0
	_	_	_	EDA4	EDA3	EDA2	EDA1	EDA0
Initial value	1	1	1	0	0	0	0	0
Read/Write	_	_	_	R/W	R/W	R/W	R/W	R/W

EDAR is an 8-bit read/write register, for designating the transfer end address in the memory space from H'FF80 to H'FF9F allocated to the 32-byte data buffer.

The 32 bytes from H'00 to H'1F designated by the lower 5 bits of EDAR (bits EDA4 to EDA0) correspond to address space H'FF80 to H'FF9F.

Data is sent or received continuously using the area defined in STAR and EDAR. When the same value is designated in both STAR and EDAR, only that one byte of data is transferred.

Bits 7 to 5 are reserved; they are always read as 1, and cannot be modified.

Upon reset, EDAR is initialized to H'EO.

Rev. 3.00, 12/94, page 207 of 334

Renesas

11.2.3 Serial Control Register 2 (SCR2)

Bit	7	6	5	4	3	2	1	0
	_	—	—	I/O	GAP2	GAP1	PS1	PS0
Initial value	1	1	1	0	0	0	0	0
Read/Write	—	—	—	R/W	R/W	R/W	R/W	R/W

SCR2 is an 8-bit read/write register, for selecting SCI2 transmit or receive, for gap insertion during continuous transfer, and for transfer clock selection.

Upon reset, SCR2 is initialized to H'E0.

Bits 7 to 5: Reserved bits

Bits 7 to 5 are reserved; they are always read as 1, and cannot be modified.

Bit 4: Transmit/receive select (I/O)

Bit 4 selects SCI2 transmit or receive mode.

Bit 4 I/O	Description	
0	SCI2 is in receive mode.	(initial value)
1	SCI2 is in transmit mode.	

Bits 3 and 2: Gap insertion (GAP2 to GAP1)

Bits 3 and 2 designate the length of transfer clock high-level intervals between data divisions, in data continuous transmit/receive operation. These settings are valid when an internal clock source is selected as the transfer clock (PS1 and $0 \neq 11$).

Data divisions may be placed every 8 bits or 16 bits; this is selected in bit GIT in the status register (STSR).

Bit 3	Bit 2	Description			
GAP2	GAP1	Description			
0	0	Transfer clock keeps the same duty factor even at data divisions. (initial value)			
0	1	Transfer clock extends high level by one clock cycle at data divisions.			
1	0	Transfer clock extends high level by two clock cycles at data divisions.			
1	1	Transfer clock extends high level by eight clock cycles at data divisions.			



Bits 1 and 0: Transfer clock select (PS1 to PS0)

Bit 1	Bit 2			Prescaler	Transfer Clock Period			
PS1	PS0	Pin SCK ₂	Clock Source	Divider Ratio	φ = 4 MHz	φ = 2 MHz	φ = 1 MHz	
0	0	SCK ₂ output	Prescaler S	φ/2 (initial value)	*	1 µs	2 µs	
0	1	SCK ₂ output	Prescaler S	φ/4	1 µs	2 µs	4 µs	
1	0	SCK ₂ output	Prescaler S	φ/8	2 µs	4 µs	8 µs	
1	1	SCK ₂ input	External clock	—	_	_	_	

Bits 1 and 0 select one of three internal clock sources or external clock.

Note: * Can be set, but operation is not guaranteed.

11.2.4 Status Register (STSR)

Bit	7	6	5	4	3	2	1	0
		—	—	SO2 LAST BIT	OVR	WT	GIT	STF
Initial value	1	1	1	0	*1	0	0	0
Read/Write	—	—	—	R/W	R/W*2	R/W*2	R/W	R/W

Notes: 1. Not fixed

2. Cleared to 0 by write operation to STSR.

STSR is an 8-bit register indicating the SCI2 operation state, error status, etc. Writing to this register during data transmission may cause misoperation.

Upon reset, STSR is initialized to H'E0 or H'E8.

Bits 7 to 5: Reserved bits

Bits 7 to 5 are reserved; they are always read as 1, and cannot be modified.

Bit 4: Extended data bit (SO2 LAST BIT)

Bit 4 holds the last bit of transmitted data after transmission ends.

Output from pin SO_2 can be altered by software by manipulating this bit either before or after transmission.

Writing this bit during data transmission may cause misoperation.

Bit 4 SO2 LAST BIT	Description	
0	Output from pin SO ₂ is low level.	(initial value)
1	Output from pin SO ₂ is high level.	

Bit 3: Overrun flag (OVR)

If the data transferred is longer than the set buffer size, or if an extraneous pulse signal is imposed on the correct transfer clock due to external noise or the like, SCI2 goes to overrun state and bit 3 is set to 1.

Bit 3 OVR	Description	
0	[Clear conditions] When STSR is written to.	(initial value)
1	[Set conditions] When overrun occurs during a transfer operation.	

Bit 2: Waiting flag (WT)

When a read or write instruction to the 32-byte buffer is executed during data transfer, the instruction is ignored, and bit 2 is set to 1 along with bit IRRS2 in interrupt request register 3 (IRR3).

Bit 2 WT	Description	
0	[Clear conditions] When STSR is written to.	(initial value)
1	[Set conditions] When a read/write to the 32-byte buffer occurs during a transfer opera	ation.

Bit 1: Gap interval flag (GIT)

Bit 1 designates whether the extension to the transfer clock high-level intervals, as designated in bits GAP2 and GAP1 in serial control register 2 (SCR2), occurs at 8-bit or 16-bit data divisions. This setting is valid only for internal clock operation.

Bit 1 GIT	Description	
0	The GAP2 and GAP1 setting is valid for 16-bit divisions.	(initial value)
1	The GAP2 and GAP1 setting is valid for 8-bit divisions.	



Bit 0: Start/busy flag (STF)

Setting bit 0 to 1 starts an SCI2 transfer operation. This bit stays at 1 during transfer, and is cleared to 0 after transfer is complete. It can thus be used as a busy flag as well. Clearing this bit to 0 during transfer aborts the transfer, initializing SCI2. The contents of the 32-byte data buffer and of other registers besides STSR are unchanged when this happens.

Bit 0 STF	Explanation	
0	[Read access] Indicates that transfer operation has stopped.	(initial value)
	[Write access] Stops transfer.	
1	[Read access] Indicates transfer in progress.	
	[Write access] Starts transfer.	

11.2.5 Port Mode Register 3 (PMR3)

Bit	7	6	5	4	3	2	1	0
		SO2 PMOS	CS	_	SO1 PMOS	—	_	—
Initial value	1	0	0	1	0	1	1	1
Read/Write	—	R/W	R/W	—	R/W	—	—	—


PMR3 is an 8-bit read/write register, for controlling PMOS on/off of SCI1 and SCI2 output pins (pin P9₃/SO₁ and pin P9₆/SO₂), and for controlling SCI2 chip select output (pin SI₂/ \overline{CS}).

Upon reset, PMR3 is initialized to H'97.

On bit 3, see 10.2.6, Port Mode Register 3 (PMR3).

Bit 7: Reserved bit

Bit 7 is reserved; it is always reads as 1, and cannot be modified.



Bit 6: Pin SO₂ PMOS on/off (SO2PMOS)

Bit 6 controls PMOS on/off for pin P9₆/SO₂.

Bit 6 SO2PMOS	Description			
0	The PMOS buffer of pin $P9_6/SO_2$ is on, resulting in CMOS output.	(initial value)		
1	The PMOS buffer of pin P9 ₆ /SO ₂ is off, resulting in NMOS open drain output.			

Bit 5: Chip select output select (CS)

Bit 5 sets pin P9₅/SI₂/ \overline{CS} to \overline{CS} output pin. It is set in combination with bit SI2 in port mode register 2 (PMR2). The \overline{CS} output pin function is valid only in transmit mode.

PMR2	PMR3		
Bit 5	Bit 5		
SI2	CS	Description	
0	0	Pin P9 ₅ /SI ₂ / \overline{CS} functions as P9 ₅ I/O pin.	(initial value)
	1	Pin P9 ₅ /SI ₂ / \overline{CS} functions as P9 ₅ I/O pin.	
1	0	Pin P9 ₅ /SI ₂ / \overline{CS} functions as SI ₂ input pin.	
	1	Pin P9 ₅ /SI ₂ / \overline{CS} functions as \overline{CS} output pin.	

Bits 4 and 2 to 0: Reserved bits

These bits are reserved; they are always read as 1, and cannot be modified.



11.3 Operation

11.3.1 Overview

SCI2 has a 32-byte data buffer, making possible continuous transfer of up to 32 bytes of data with one operation. SCI2 sends and receives data in synchronization with a clock pulse.

Selection of transmit or receive mode and of the transfer clock is made in serial control register 2 (SCR2).

The start address register (STAR) and end address register (EDAR) designate the area within the 32-byte data buffer for holding transfer data. The address space from H'FF80 to H'FF9F is allocated to this data buffer. The start and end positions of the transfer data area are indicated in the lower 5 bits of STAR and EDAR.

After parameters have been set in port mode register 2 (PMR2), port mode register 3 (PMR3), SCR2, STAR, and EDAR, then when the STF bit of the status register (STSR) is set to 1, SCI2 begins a transfer operation. STF keeps a value of 1 during transfer, and is cleared to 0 when transfer is complete. The STF bit can thus be used as a busy flag. Clearing the STF bit to 0 during transfer stops the transfer operation and initializes SCI2. The contents of the data buffer and of other registers are unchanged in this case.

During transfer, the CPU cannot read or write the data buffer. If a write instruction is issued it is ignored; it has the same effect as a NOP instruction except that it adds to the number of states. A read access during transfer yields H'FF.

When transfer is complete, or if a data buffer read or write occurs during transfer, bit IRRS2 in interrupt request register 3 (IRR3) is set to 1. In case of overrun error or a data buffer read or write during transfer, bits OVR and WT of STSR are each set to 1.

Note: If the start address is set to a value higher than the end address, the result is as shown in figure 11-2. After data is transferred to H'FF9F it starts back at H'FF80 and continues to the end address.






Figure 11-2 Operation When Start Address Exceeds End Address

11.3.2 Clock

A choice of three internal clock sources or an external clock may be used as the transfer clock. When an internal clock is selected, pin SCK_2 becomes the clock output pin.

11.3.3 Data Transfer Format

Figure 11-3 shows the SCI2 data transfer format. Data is sent and received starting from the least significant bit, in LSB-first format. A data segment for transmission is output from the falling edge of the transfer clock pulse until the next falling edge. Receive data is latched from the rising edge of the clock.

When SCI2 operates on an internal clock and is in transmit mode, a gap may be inserted at data divisions (every 8 bits or 16 bits). During this gap, the transfer clock stays at high level for the designated number of clock cycles (see figures 11-4 through 11-6). The \overline{CS} output remains at low level during the gap.

Gap insertion and the length of the gap are designated in bits GAP2 and GAP 1 in serial control register 2 (SCR2). Bit GIT in the status register (STSR) is used to designate whether gaps occur at 8-bit or 16-bit intervals.

Rev. 3.00, 12/94, page 214 of 334






Figure 11-3 Clock-Synchronous Data Transfer Format




Figure 11-4 Gap Insertion for 1 Clock Cycle (bits GAP2-GAP1 = 01)




Figure 11-5 Gap Insertion for 2 Clock Cycles (bits GAP2-GAP1 = 10)

Rev. 3.00, 12/94, page 215 of 334




Figure 11-6 Gap Insertion for 8 Clock Cycles (bits GAP2-GAP1 = 11)

11.3.4 Data Transmit/Receive

1. SCI2 initialization

Serial communication on SCI2 first of all requires that SCI2 be initialized by software. This involves clearing bit STF in the status register (STSR) to 0, then selecting pin functions and transfer mode in port mode register 2 (PMR2), port mode register 3 (PMR3), start address register (STAR), end address register (EDAR), and serial control register 2 (SCR2).

2. Data transmission

A send operation takes place as follows.

- Bit SO2 in port mode register 2 (PMR2) is set to 1, making pin P9₆/SO₂ the SO₂ output pin. If necessary, the SO2PMOS bit and CS bit in PMR3 are set for NMOS open drain output at pin SO₂ and for chip select output at pin P9₅/SI₂/CS.
- Data for transmission is written to the 32-byte data buffer (H'FF80 to H'FF9F).
- The transfer start address is set in the lower 5 bits of STAR.
- The transfer end address is set in the lower 5 bits of EDAR.
- In SCR2, transmit mode (bit I/O = 1), the transfer clock, and gap insertion (internal clock operation only) are set.
- Data intervals for gap insertion are set in bit GIT of STRS, then bit STF is set to 1. Setting bit STF starts the transmit operation.

Rev. 3.00, 12/94, page 216 of 334



• After data transmission is complete, bit IRRS2 in interrupt request register 3 (IRR3) is set to 1, and bit STF in STSR is cleared to 0.

If an internal clock source is used, a synchronization clock pulse is output from pin SCK_2 at the same time as data is output. After data transmission is complete, the synchronization clock is not output until bit STF is again set. During this time, pin SO_2 continues to output the value of the last bit of the data sent immediately preceding.

When an external clock source is used, data is transmitted in synchronization with the clock pulse input at pin SCK₂. After data transmission is complete, no send operation takes place even if the synchronization clock continues to be input; and pin SO₂ continues to output the value of the last bit of the data sent immediately preceding.

Between transmissions, the output value of pin SO_2 can be changed by rewriting bit SO2 LAST BIT in STSR.


Executing a read or write of the data buffer during transmission will cause bit IRRS2 in IRR3 to be set to 1. Bit WT in STSR will likewise be set to 1.

3. Data receipt

A receive operation takes place as follows.

- Bit SI2 in port mode register 2 (PMR2) is set to 1, making pin $P9_5/SI_1/CS$ the SI₂ input pin.
- An area for holding received data is allocated in the 32-byte data buffer by indicating the start address in the lower 5 bits of the start address register (STAR).
- The transfer end address is set in the lower 5 bits of the end address register (EDAR).
- In serial control register 2 (SCR2), receive mode (bit I/O = 0) and the transfer clock are designated.
- Bit STF of the status register (STSR) is set to 1, starting the receive operation.
- After data receipt is complete, bit IRRS2 in interrupt request register 3 (IRR3) is set to 1, and bit STF is cleared to 0.
- Received data is read from the data buffer.

If an internal clock source is used, setting bit STF to 1 in STSR immediately starts a data receive operation. The synchronization clock is output from pin SCK_2 .



When an external clock source is used, after bit STF is set, data is received in synchronization with the clock pulse input at pin SCK_2 . After data receipt is complete, no receive operation takes place until bit STF is again set, even if the synchronization clock continues to be input.

Executing a read or write of the data buffer during data receipt will cause bit IRRS2 in IRR3 to be set to 1. Bits WT and OVR in STSR will be set to 1 in this case or if an overrun error occurs.

When SCI2 operates on an internal clock and is in transmit mode, a gap may be inserted at data divisions (every 8 bits or 16 bits). During this gap, the transfer clock stays at high level for the designated number of clock cycles (see figures 11-4 through 11-6).

Gap insertion and the length of the gap are designated in bits GAP2 and GAP 1 of SCR2. Bit GIT of STSR is used to designate whether gaps occur at 8-bit or 16-bit intervals.

11.4 Interrupts

SCI2 interrupts are raised for transfer completion when the data buffer is read or written during transfer. These interrupts are assigned a common vector address.

When the above conditions occur in SCI2, bit IRRS2 in interrupt request register 3 (IRR3) is set to 1. SCI2 interrupt requests can be enabled or disabled in bit IENS2 of interrupt enable register 3 (IENR3). For further details, see 3.2.2, Interrupts.

When overrun error occurs, or when a read or write of the data buffer is attempted during transfer, the OVR and WT bits in the status register (STSR) are set to 1. These bits can be used to determine the cause of error.

11.5 Application Notes

- 1. Do not write to any register during transfer (while bit STF of STSR is set to 1), since this can cause misoperation.
- 2. During data receipt, bit SI2 in port mode register 2 (PMR2) should be set to 1 and bit CS in port mode register 3 (PMR3) should be cleared to 0. If bit CS = 1 while bit SI2 = 1, selecting the $\overline{\text{CS}}$ pin function, a receive operation may result in received data error.
- 3. When an external clock is selected as the transfer clock in the transmit mode, the transfer clock input timing must not exceed the rated transfer hold time.



Section 12 VFD Controller/Driver

12.1 Overview

The H8/3724 and H8/3754 Series LSIs are equipped with an on-chip vacuum tube fluorescent display (VFD) controller/driver and high-voltage, high-current pins, for direct VFD driving.

12.1.1 Features

The VFD controller/driver has the following main features.

- Maximum of 28 segment pins and 16 digit pins (20 segment pins, eight digit pins, and eight switched segment/digit pins).
- Brightness can be adjusted in 8 steps (dimmer function).
- Display places can be changed automatically.
- Digit pins and segment pins can be switched to use as general-purpose high-voltage pins.
- Key scan interval on/off function
- Interrupt raised when key scan interval starts

12.1.2 Block Diagram

Figure 12-1 shows a block diagram of the VFD controller/driver.




Figure 12-1 Block Diagram

RENESAS

Rev. 3.00, 12/94, page 219 of 334

12.1.3 Pin Configuration

Table 12-1 shows the VFD controller/driver pin configuration.

Table 12-1 Pin Configuration

Name	Abbrev.	I/O	Function
Digit/segment pins	FD_0/FS_7 to FD_7/FS_0	Output	Digit or segment pins for vacuum fluorescent tube (function selected in DBR for each bit)
Digit pins	FD ₈ to FD ₁₅	Output	Digit pins for vacuum fluorescent tube
Segment pins	FS ₈ to FS ₂₇	Output	Segment pins for vacuum fluorescent tube

12.1.4 Register Configuration

Table 12-2 shows the VFD controller/driver register configuration.

Table 12-2 Register Configuration

Name	Abbrev.	R/W	Initial Value	Address
VFD display RAM	—	R/W	Not fixed	H'FEC0 to H'FEFF
VFD segment control register	VFSR	R/W	H'20	H'FFB9
VFD digit control register	VFDR	R/W	H'00	H'FFBA
Digit beginning register	DBR	R/W	H'20	H'FFBB



12.2 Register Descriptions

12.2.1 VFD Digit Control Register (VFDR)

Bit	7	6	5	4	3	2	1	0
	FLMO	DM2	DM1	DM0	DR3	DR2	DR1	DR0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

VFDR is an 8-bit read/write register for control of digit output.

Upon reset, VFDR is initialized to H'00.

Bit 7: VFD mode bit (FLMO)

Bit 7 designates the time per digit/key scan (T_{digit}) and the dimmer resolution (T_{dimmer}).

Bit 7 FLMO	Digit/Ke	ey Scan Time	(T _{digit})	Dimmer Resolution (T _{dimmer})			
	Period	ϕ = 4 MHz	φ = 2 MHz	Period	ϕ = 4 MHz	$\phi = 2 \text{ MHz}$	
0	1536/∳ (initial value)	384 µs	768 µs	96/∳ (initial value)	24 µs	48 µs	
1	768/ φ	192 µs	384 µs	48/ φ	12 µs	24 µs	

The frame period (T_{frame}) is calculated using the equation below.

 $T_{\text{frame}} = T_{\text{digit}} \times (D + K)$


D: Number of digit pins used

K: 1 if key scan is used; 0 if not used



Bits 6 to 4: Digit waveform select (DM2 to DM0)

Bits 6 to 4 select the digit waveform.



- Notes: 1. Segment signal change timing
 - 2. On T_{dimmer} and T_{digit} , see under FLMO bit.





Bits 3 to 0: Digit pin select (DR3 to DR0)

Bits 3 to 0, in combination with bits 3 to 0 of the digit beginning register (DBR), designate the digit pins used.

Bit 3	Bit 2	Bit 1	Bit 0		
DR3	DR2	DR1	DR0	Pins Valid as Digit Pins	
0	0	0	0	FD ₀ to FD ₁₅	(initial value)
0	0	0	1	FD ₀ to FD ₁₄	
0	0	1	0	FD_0 to FD_{13}	
0	0	1	1	FD_0 to FD_{12}	
0	1	0	0	FD ₀ to FD ₁₁	
0	1	0	1	FD ₀ to FD ₁₀	
0	1	1	0	FD ₀ to FD ₉	
0	1	1	1	FD ₀ to FD ₈	
1	0	0	0	FD ₀ to FD ₇	
1	0	0	1	FD ₀ to FD ₆	
1	0	1	0	FD ₀ to FD ₅	
1	0	1	1	FD_0 to FD_4	
1	1	0	0	FD_0 to FD_3	
1	1	0	1	FD ₀ to FD ₂	
1	1	1	0	FD ₀ to FD ₁	
1	1	1	1	FD ₀	

Note: On switching between digit and segment use of pins FD₀/FS₇ to FD₇/FS₀, which can function as either digit or segment pins, see 12.2.3, Digit Beginning Register (DBR).





Rev. 3.00, 12/94, page 223 of 334

12.2.2 VFD Segment Control Register (VFSR)

Bit	7	6	5	4	3	2	1	0
	VFLAG	KSE	—	SR4	SR3	SR2	SR1	SR0
Initial value	0	0	1	0	0	0	0	0
Read/Write	R/W	R/W	—	R/W	R/W	R/W	R/W	R/W

VFSR is an 8-bit read/write register for control of segment output.

Upon reset, VFSR is initialized to H'20.

Bit 7: VFD/port switching flag (VFLAG)

Bit 7 designates whether pins Pnn/FDnn and Pnn/FSnn are used as VFD pins (FDnn, FSnn) or as general-purpose ports (Pnn).

Bit 7 VFLAG Description 0 All of pins Pnn/FDnn and all of pins Pnn/FSnn function as (initial value) general-purpose ports. 1 Pnn/FDnn and Pnn/FSnn function as VFD pins according to the designations in bits DR3-DR0 in the VFD digit control register (VFDR), bits SR4-SR0 in VFSR, and bits DBR3-DBR0 in the digit beginning register (DBR). Note: Even when this flag is set to 1, during a key scan interval the segment pins function as general-purpose ports; for this reason, when the flag is read during a key scan interval it is read as 0.

Bit 6: Key scan enable (KSE)

Bit 6 selects whether addition of a key scan interval (T_{digit}) to the VFD operation frame is allowed or not. The addition of a key scan interval is controlled by the combination of bits DR3 to DR0 in the VFD digit control register (VFDR), bits SR4 to SR0 in VFSR, and bits DBR3 to DBR0 in the digit beginning register (DBR).

Bit 6 KSE	Description	
0	Addition of a key scan interval is not allowed.	(initial value)
1	Addition of a key can interval is allowed. See also under bit 7 (VFLAG	6) above.

Bit 5: Reserved bit

Bit 5 is reserved; it is always read as 1, and cannot be modified.



Bits 4 to 0: Segment pin select (SR4 to SR0)

Bits 4 to 0, in combination with bits 3 to 0 of the digit beginning register (DBR), designate the segment pins used.

Bit4 SR4	Bit 3 SR3	Bit 2 SR2	Bit 1 SR1	Bit 0 SR0	Pins Valid as Segment Pins	
0	0	0	0	0	FS ₀	(initial value)
0	0	0	0	1	FS ₀ to FS ₁	
0	0	0	1	0	FS_0 to FS_2	
0	0	0	1	1	FS ₀ to FS ₃	
0	0	1	0	0	FS ₀ to FS ₄	
0	0	1	0	1	FS ₀ to FS ₅	
0	0	1	1	0	FS ₀ to FS ₆	
0	0	1	1	1	FS ₀ to FS ₇	
0	1	0	0	0	FS ₀ to FS ₈	
0	1	0	0	1	FS ₀ to FS ₉	
0	1	0	1	0	FS ₀ to FS ₁₀	
0	1	0	1	1	FS ₀ to FS ₁₁	
0	1	1	0	0	FS ₀ to FS ₁₂	
0	1	1	0	1	FS ₀ to FS ₁₃	
0	1	1	1	0	FS ₀ to FS ₁₄	
0	1	1	1	1	FS ₀ to FS ₁₅	
1	0	0	0	0	FS ₀ to FS ₁₆	
1	0	0	0	1	FS ₀ to FS ₁₇	
1	0	0	1	0	FS ₀ to FS ₁₈	
1	0	0	1	1	FS ₀ to FS ₁₉	
1	0	1	0	0	FS ₀ to FS ₂₀	
1	0	1	0	1	FS ₀ to FS ₂₁	
1	0	1	1	0	FS ₀ to FS ₂₂	
1	0	1	1	1	FS ₀ to FS ₂₃	
1	1	0	0	0	FS ₀ to FS ₂₄	
1	1	0	0	1	FS ₀ to FS ₂₅	
1	1	0	1	0	FS ₀ to FS ₂₆	
1	1	0	1	1	FS ₀ to FS ₂₇	
1	1	1	0	0		
1	1	1	0	1		
1	1	1	1	0		
1	1	1	1	1		

Note: On switching between digit and segment use of pins FD₀/FS₇ to FD₇/FS₀, which can function as either digit or segment pins, see 12.2.3, Digit Beginning Register (DBR).

12.2.3 Digit Beginning Register (DBR)

Bit	7	6	5	4	3	2	1	0
	VFDE	DISP	—	—	DBR3	DBR2	DBR1	DBR0
Initial value	0	0	1	0	0	0	0	0
Read/Write	R/W	R/W	—	R/W	R/W	R/W	R/W	R/W

DBR is an 8-bit read/write register for on/off control of the VFD controller, and for switching functions of pins that can be either digit or segment pins.

Bit 7: VFD enable (VFDE)

Bit 7 switches the VFD controller on and off.

Bit 7 VFDE	Description	
0	VFD controller is in reset state.	(initial value)
1	VFD controller in running state	
Note:	This flag is set with no relation to whether pins Pnn/FDnn ar pins or as general-purpose ports.	nd Pnn/FSnn are used as VFD

Bit 6: Display bit (DISP)

Bit 6 switches the display on and off.

Bit 6 DISP	Description
0	All segment pins (FS) are in non-illuminating state (pull-down state). (initial value) Register and RAM values are unchanged. Digit pins (FD) continue operating.
1	Data for the display RAM is output to segment pins (FS).

Bit 5: Reserved bit

Bit 5 is reserved; it is always read as 1, and cannot be modified.

Bit 4: Reserved bit

Bit 4 is reserved; read and write are possible.

Rev. 3.00, 12/94, page 226 of 334



Bits 3 to 0 designate the first digit pin and the first segment pin of those pins that can function both ways. It is therefore necessary to set bits DR3–DR0 of VFD digit control register (VFDR) and bits SR4–SR0 of VFSR so that the first digit and segment pins are operational. Otherwise these pins will not function.

Bit 3 DBR3	Bit 2 DBR2	Bit 1 DBR1	Bit 0 DBR0	Functions of FD ₀ /FS ₇ to FD ₇ /FS ₀	
0	0	0	0	FD ₀ to FD ₇	(initial value)
0	0	0	1	FD ₁ to FD ₇ , FS ₇	
0	0	1	0	FD_2 to FD_7 , FS_7 to FS_6	
0	0	1	1	FD_3 to FD_7 , FS_7 to FS_5	
0	1	0	0	FD_4 to FD_7 , FS_7 to FS_4	
0	1	0	1	FD_5 to FD_7 , FS_7 to FS_3	
0	1	1	0	FD_6 to FD_7 , FS_7 to FS_2	
0	1	1	1	FD_7 , FS_7 to FS_1	
1	*	*	*	FS ₇ to FS ₀	

Notes: Digit pins (FD) and segment pins (FS) are controlled by both VFDR and VFSR. Note also that during a key scan interval, segment pins (FS) function as general-purpose ports.

* Don't care.



12.3 Operation

12.3.1 Overview

The VFD controller/driver may use up to 28 pins as segment pins (FS) and up to 16 pins as digit pins (FD). Of these, 8 pins may be used as either segment or digit pins; their function is switched in the digit beginning register (DBR). The 36 pins assigned to the VFD controller are high-voltage, high-current driver pins, and are capable of direct VFD driving.

12.3.2 Control Part

The control part consists of the VFD digit control register (VFDR), VFD segment control register (VFSR), digit beginning register (DBR), display timing generator circuit, and VFD display RAM (see figure 12-1).

Display timing is determined by the number of digits used per frame. When the key scan feature is activated, the frame is extended by one digit; during that interval only, segment pins and digit pins may be used as general purpose ports and manipulated by the CPU. Note that digit pins must be in the pull-down state (VFD not illuminated) during the key scan interval.

12.3.3 RAM Bit Correspondence to Digits/Segments

Data for VFD display is set in the VFD display RAM at addresses H'FEC0 through H'FEFF. Table 12-3 show the correspondence between digit/segment pins and the VFD display RAM bits.



Table 12-3 Digit/Segment Pins and VFD Display RAM Bits

27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 C3 HFEC2 HFEC5 HFEC4 HFEC6 HFEC5 HFEC3 HFEC4 C6 HFEC6 HFEC5 HFEC4 C7 HFEC6 HFEC5 HFEC3 C8 HFEC6 HFEC5 HFEC4 C7 HFEC6 HFEC5 HFEC3 C8 HFEC6 HFEC9 HFEC3 C7 HFEC6 HFEC3 HFEC3 C8 HFEC6 HFEC9 HFEC3 D7 HFED2 HFED3 HFEC3 D8 HFED3 HFED3 HFEC3 D7 HFED3 HFED3 HFEC3 D8 HFED3 HFED3 HFEC3 D1 HFED3 HFED3 HFEC3 D1 HFE2 HFE63 HFE63 D1 HFE63 HFE63 <th>Port</th> <th></th> <th>$3_7 \ 3_6 \ 3_5 \ 3_4 \ 3_3 \ 3_2$</th> <th>2 31 3₀</th> <th>$\begin{array}{ c c c c c c c c c c c c c c c c c c c$</th> <th>$5_1 \ 5_2 \ 5_3 \ 5_4 \ 5_5 \ 5_6 \ 5_7$</th> <th>$6_0 \ 6_1 \ 6_2 \ 6_3 \ 6_4 \ 6_5 \ 6_6 \ 6_7$</th> <th>۵.</th> <th>Port</th>	Port		$3_7 \ 3_6 \ 3_5 \ 3_4 \ 3_3 \ 3_2$	2 31 3 ₀	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	$5_1 \ 5_2 \ 5_3 \ 5_4 \ 5_5 \ 5_6 \ 5_7$	$6_0 \ 6_1 \ 6_2 \ 6_3 \ 6_4 \ 6_5 \ 6_6 \ 6_7$	۵.	Port
HYEC3 HYEC2 HYEC2 HYEC3 HYEC5 HYEC5 HYEC7 HYEC6 HYEC3 HYEC3 HYEC3 HYEC3 HYEC5 HYEC6 HYEC6 HYEC3 HYEC3 HYEC3 HYEC5 HYEC5 HYEC6 HYEC3 HYEC3 HYEC3 HYED3 HYED3 HYEC5 HYEC3 HYEC3 HYEC3 HYED3 HYED3 HYED3 HYEC3 HYEC3 HYEC3 HYED3 HYED3 HYED3 HYEC3 HYEC3 HYEC3 HYED3 HYED3 HYED3 HYED3 HYEC3 HYEC3 HYED3 HYED3 HYED3 HYED3 HYEC3 HYEC3 HYED3 HYED3 HYED3 HYEC3 HYEC3 HYED3 HYEC3 HYEC3 HYEC3 HYEC3 HYEC3 HYEC3 HYEC3 HYEC3 HYEC3 <	ĸ	Seg Dig	27	6 25 24		റ	6 5 4 3 2 1 0	Seg Dig	
HFEC7 HFEC6 HFEC6 HFEC5 HFEC5 HFEC8 HFEC6 HFEC9 HFEC9 HFEC9 HFED7 HFED6 HFED6 HFED1 HFEC HFED7 HFED6 HFED6 HFED6 HFEC9 HFED7 HFED6 HFED6 HFED6 HFEC9 HFED7 HFED6 HFED6 HFED6 HFED6 HFED7 HFED6 HFED6 HFED6 HFEC9 HFE07 HFED6 HFED6 HFED6 HFEC9 HFE67 HFE66 HFE69 HFE6 HFE66 HFE67 HFE66 HFE66 HFE69 HFE6 HFE67 HFE66 HFE66 HFE69 HFE66 HFE67 HFE66 HFE66 HFE66 HFE66 HFE66 HFE66 HFE66 HFE66 HFE66 HFE67 HFE66 HFE66 HFE66 HFE66 HFE66 HFE66 HFE66 HFE66 HFE66 HFE66 HFE66 HFE66		0	H'FEC3		H'FEC2	H'FEC1	H'FEC0	0	60
HTECB HTECA HTEC3 HTEC3 HTED3 HTED2 HTED1 HTED3 HTED3 HTED2 HTED3 HTED3 HTED3 HTED2 HTED3 HTED3 HTED3 HTED3 HTED3 HTED3 HTED3 HTED6 HTED3 HTED3 HTED5 HTED6 HTED3 HTED3 HTED5 HTED3 HTED3 HTED3 HTEC3 HTED6 HTED3 HTED3 HTEC3 HTEC3 HTEC3 HTEC3 HTEC4 HTEC3 HTEC3 HTEC3 HTEC3 HTEC3 HTEC3 HTEC3 HTEC4 HTEC3 HTEC3 HTEC3 HTEC4 HTEC3 HTEC3 HTEC3 HTEC4 HTEC3 HTEC3 HTEC3 HTEC4 HTEC4 HTEC3 HTEC3 HTEC4 HTEC4 HTEC3 HTEC3 HTEC4 HTEC4 HTEC3 HTEC3 HTEC4 HTEC4 <th></th> <td>,</td> <td>H'FEC7</td> <td></td> <td>H'FEC6</td> <td>H'FEC5</td> <td>H'FEC4</td> <td>~</td> <td>61</td>		,	H'FEC7		H'FEC6	H'FEC5	H'FEC4	~	61
HTECF HTECE HTECD HTECD HTECD HTED3 HTED5 HTED5 HTED5 HTECD HTED7 HTED6 HTED5 HTED5 HTED5 HTED7 HTED6 HTED5 HTED5 HTED5 HTED7 HTED6 HTED5 HTED5 HTEE05 HTED7 HTED6 HTED5 HTED5 HTEE05 HTED7 HTED5 HTED5 HTEE05 HTEE05 HTEE7 HTEE6 HTEE60 HTEE5 HTEE5 HTEE7 HTEE5 HTEE5 HTEE5 HTEE5 HTEE5 HTE55		2	H'FECB			H'FEC9	H'FEC8	2	6_2
HFED3 HFED2 HFED2 HFED1 HFED5 HFED7 HFED6 HFED5 HFED5 HFED6 HFED8 HFED6 HFED9 HFED9 HFE19 HFED7 HFED6 HFED9 HFE19 HFE19 HFE63 HFE62 HFE60 HFE69 HFE69 HFE63 HFE63 HFE63 HFE69 HFE69 HFE63 HFE63 HFE69 HFE69 HFE69 HFE64 HFE63 HFE69 HFE69 HFE69 HFE7 HFE62 HFE60 HFE69 HFE69 HFE7 HFE69 HFE69 HFE69 HFE69 HFE7 HFE66 HFE69 HFE69 HFE69 HFE7 HFE69 HFE69 HFE69 HFE69 HFE7 HFE69 HFE69 HFE69 HFE69 HFE69 HFE7 HFE69 HFE69 HFE69 HFE69 HFE69 HFE69 HFE7 HFE69		e	H'FECF		H'FECE	H'FECD	H'FECC	ო	63
HFED7 HFED6 HFED6 HFED5 HFED5 HFED8 HFED6 HFED6 HFED9 HFEC HFED7 HFED6 HFED0 HFED0 HFEC HFEC7 HFEC6 HFEC6 HFEC6 HFEC6 HFEC6 HFEC7 HFEC6 HFEC6 HFEC6 HFEC6 HFEC6 HFEC6 HFEC7 HFEC6		4	H'FED3			H'FED1	H'FED0	4	6_4
HTEDB HTEDA HTEDA HTED9 HTED9 HTEDF HTEDE HTED0 HTED1 HTEE0 HTEE3 HTEE2 HTEE0 HTEE1 HTEE1 HTEE7 HTEE6 HTEE6 HTEE6 HTEE6 HTEE8 HTEE6 HTEE6 HTEE6 HTEE6 HTEEF HTEE6 HTEE6 HTEE6 HTEE6 HTEE7 HTEE6 HTEE6 HTEE6 HTEE6 HTEE7 HTEE6 HTEE6 HTEE6 HTEE6 HTEF7 HTEF6 HTEF6 HTEF6 HTEF6 HTEF7 HTEF6 HTEF6 HTEF6 HTEF6 HTEF6 HTEF7 HTEF6 HTEF6 HTEF6 HTEF6 HTEF6 HTEF6 HTEF6 HTEF6 HTEF6 HTEF6 HTEF6 HTEF6 HTEF6 HTEF6 HTEF6 HTEF6 HTEF6<		5	H'FED7		H'FED6	H'FED5	H'FED4	Q	65
HFEDF HFEDE HFEEDD HFEEDD HFEEDD HFEE7 HFEE6 HFEE6 HFEE6 HFEE6 HFEE8 HFEE6 HFEE6 HFEE6 HFEE6 HFEE7 HFEE6 HFEE6 HFEE6 HFEE6 HFEE8 HFEE6 HFEE6 HFEE6 HFEE6 HFEF8 HFEE6 HFEE6 HFEE6 HFEE6 HFEF8 HFEF6 HFEF6 HFEF6 HFEF6 HFEF8 HFEF6 HFEF6 HFEF6 HFEF6 HFEF8 HFEF6 HFEF6 HFEF6 HFEF6 MSN HS HFEF6 HFEF6 HFEF6		9	H'FEDB		H'FEDA	H'FED9	H'FED8	9	6 ₆
HYEE3 HYEE2 HYEE1 HYEE1 HYEE6 HYEE6 HYEE5 HYEE6 HYEEB HYEE6 HYEE6 HYEE6 HYEEF HYEE6 HYEE6 HYEE6 HYEEF HYEE6 HYEE6 HYEE6 HYEEF HYEE6 HYEE6 HYEE6 HYEEF HYEE7 HYEE6 HYEE6 HYEEF HYEE6 HYEE6 HYEE6		2	H'FEDF		H'FEDE	H'FEDD	H'FEDC	2	6_7
HYEE7 HYEE6 HYEE5 HYEE5 HYEEB HYEE6 HYEE6 HYEE6 HYEEF HYEE6 HYEE0 HYEE0 HYEE7 HYEE6 HYEE6 HYEE6		80	H'FEE3				H'FEE0	80	70
H'FEEB H'FEEA H'FEE9 H'FEE9 H'FEEF H'FEEE H'FEED H'FEE H'FEF3 H'FEF6 H'FEF6 H'FEF6 H'FEF8 H'FEF6 H'FEF6 H'FEF6 H'FEF8 H'FEF6 H'FEF6 H'FEF6 H'FEF8 H'FEF6 H'FEF6 H'FEF6 H'FEF8 H'FEF6 H'FEF6 H'FEF6 MSR L'SR MSR M'SR		6	H'FEE7			H'FEE5	H'FEE4	ດ	7,
H'FEEF H'FEEE H'FEED H'FEED H'FEF3 H'FEF2 H'FEF6 H'FEF6 H'FEF8 H'FEF6 H'FEF5 H'FEF6 H'FEF8 H'FEF6 H'FEF6 H'FEF6 H'FEF8 H'FEF6 H'FEF6 H'FEF6 H'FEF8 H'FEF6 H'FEF6 H'FEF6 H'FEF8 H'FEF6 H'FEF6 H'FEF6 MSR ISB MSR ISB		10	H'FEEB			H'FEE9	H'FEE8	10	72
H'FEF3 H'FEF7 H'FEF8 H'FEF8 H'FEF8 H'FEF8 H'FEF8 H'FEF9 H'		1	H'FEEF		H'FEEE	H'FEED	H'FEEC	7	7 ₃
H'FEF7 H'FEF6 H'FEF5 H'FEF5 H'FEF5 H'FEF6 H'FF6 H'F6 H'		12	H'FEF3			H'FEF1	H'FEF0	12	74
H'FEFB H'FEFA H'FEF9 H'FEF9 H'FEF H'FEFF H'FEFE H'FEFD H'FEFD H'FEF		13	H'FEF7		H'FEF6	H'FEF5	H'FEF4	13	75
H'FEFF H'FEFE H'FEFD H'FEFD H'FEFD H'FEF		14	H'FEFB		H'FEFA	H'FEF9	H'FEF8	14	7 ₆
► I SB MSB ► I SB MSB ► I SB MSB		15	H'FEFF		H'FEFE	H'FEFD	H'FEFC	15	77
	1		MSB A	► LSB	MSB	MSB	MSB		

Note: Any RAM area not used for display may be used as general-purpose RAM.

Rev. 3.00, 12/94, page 229 of 334

Renesas

12.3.4 Procedure for Starting Operation

The procedure for starting operation of the VFD controller is illustrated here, for a case in which digit pins FD_3 to FD_{15} and segment pins FS_5 to FS_{27} are used. It is assumed here that data has already been written to the VFD display RAM area.

- The digit/key scan time and dimmer resolution are set in bit FLMO of the VFD digit control register (VFDR), and the digit waveform is selected in bits DM2–DM0. Bits DR3 to DR0 are set to 0000 making pins FD₀ to FD₁₅ operational.
- The VFLAG bit of VFD segment control register (VFSR) is set to 1, making the selected pins valid as VFD pins. Bit KSE is set for key scan interval on or off. Bits SR4 to SR0 are set to 11011, making pins FS₀ to FS₂₇ operational.
- Bits DBR3–DBR0 in the digit beginning register (DBR) are set to 0011, designating pin FD₃ as the first digit pin and pin FS₅ as the first segment pin. Bit DISP is set to 1, turning the display on, and bit VFDE is set to 1, starting VFD controller operation.

12.4 Interrupts

When the key scan interval starts, bit IRRKS in interrupt request register 3 (IRR3) is set to 1. VFD interrupt requests can be enabled or disabled by means of bit IENKS of interrupt enable register 3 (IENR3). For further details, see 3.2.2, Interrupts.

12.5 Occurrence of Flicker when the VFD Register Is Rewritten

The VFD controller/driver is initialized whenever one of its registers (VFDR, VFSR, DBR) is rewritten. If this initialization takes place while the VFD is displaying, the contents displayed just prior to initialization will in some cases remain as an after-image in other digits. (This depends in part on the performance of the fluorescent tubes, but a momentary glow may be visible.) Because of this phenomenon, frequent rewriting of the registers can cause a noticeable after-image that adversely affects the display. This problem can be avoided by employing the following programming sequence when VFD controller/driver registers are rewritten.

Sequence	Contents
1.	DISP = 0
2.	VFLAG = 0
3.	Rewrite register (FLMO, DM0 to DM3, etc.)
4.	Wait for at least T_{digit} (display time of one digit). (Execute other routines.) If the wait time is too long, the entire display may flicker. Use of the key scan
	feature allows programming to be done without worrying about wait time.
5.	VFLAG = 1
6.	DISP = 1



Section 13 A/D Converter

13.1 Overview

The H8/3724 and H8/3754 Series LSIs include on chip a resistance-ladder type successiveapproximation A/D converter, which can handle up to eight channels of analog input.

13.1.1 Features


The A/D converter has the following main features.

- 8-bit resolution
- 8 input channels
- Conversion time: 14.8 μ s per channel (min, at $f_{osc} = 8.38$ MHz)
- Built-in sample-and-hold function
- Interrupt raised on completion of A/D conversion



13.1.2 Block Diagram

Figure 13-1 shows a block diagram of the A/D converter.







13.1.3 Pin Configuration

Table 13-1 shows the A/D converter pin configuration.

Table 13-1	Pin Configuration
------------	-------------------

Name	Abbrev.	I/O	Function
Analog power source pin	AV_{CC}	Input	Power source and reference voltage of analog part
Analog ground pin	AV_{SS}	Input	Ground and reference voltage of analog part
Analog input pin 0	AN ₀	Input	Analog input channel 0
Analog input pin 1	AN ₁	Input	Analog input channel 1
Analog input pin 2	AN ₂	Input	Analog input channel 2
Analog input pin 3	AN_3	Input	Analog input channel 3
Analog input pin 4	AN_4	Input	Analog input channel 4
Analog input pin 5	AN ₅	Input	Analog input channel 5
Analog input pin 6	AN ₆	Input	Analog input channel 6
Analog input pin 7	AN ₇	Input	Analog input channel 7

13.1.4 Register Configuration

Table 13-2 shows the A/D converter register configuration.

Table 13-2 Register Configuration

Name	Abbrev.	R/W	Initial Value	Address
A/D mode register	AMR	R/W	H'78	H'FFBC
A/D start register	ADSR	R/W	H'7F	H'FFBE
A/D result register	ADRR	R	Not fixed	H'FFBD
Port mode register 0	PMR0	W	H'00	H'FFEF



13.2 Register Descriptions

13.2.1 A/D Result Register (ADRR)

Bit	7	6	5	4	3	2	1	0
	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0
Initial value	*	*	*	*	*	*	*	*
Read/Write	R	R	R	R	R	R	R	R

Note: * Not fixed

The A/D result register (ADRR) is an 8-bit read-only register for holding the results of analog-todigital conversion.

ADRR can be read by the CPU at any time, but the ADRR values during A/D conversion are not fixed.

After A/D conversion is complete, the conversion results are sent to ADRR as 8-bit data; this data is held in ADRR until the next conversion operation starts.

ADRR is not cleared on reset.

13.2.2 A/D Mode Register (AMR)

Bit	7	6	5	4	3	2	1	0
	AMR7	_	_	—	—	AMR2	AMR1	AMR0
Initial value	0	1	1	1	1	0	0	0
Read/Write	R/W	—	—	—	—	R/W	R/W	R/W

AMR is an 8-bit read/write register for setting the A/D conversion speed and the analog input pins.

Writing to AMR should be done with the A/D start flag (ADSF) cleared to 0 in the A/D start register (ADSR).

Upon reset, AMR is initialized to H'78.



Bit 7: Clock select (AMR7)

Bit 7 sets the A/D conversion speed.*1

Bit 7 AMR7	Conversion Period*2	ϕ = 2 MHz	$\phi = 4 \text{ MHz}$	
0	62/φ	31 µs	14.8 µs	(initial value)
1	31/ф	15.5 µs	*1	

Notes: 1. At a conversion speed of below 14.8 µs, operation is not guaranteed. Set bit 7 for a speed of 14.8 µs or faster.

 A/D conversion starts after a value of 1 is written to ADSF. The conversion period starts when the start flag is set and ends when it is reset upon completion of conversion. The actual time during which sample and hold are repeated is called the conversion interval (see figure 13-2).




Figure 13-2 Internal Operation of A/D Converter

Bits 6 to 3: Reserved bits

Bits 6 to 3 are reserved; they are always read as 1, and cannot be modified.

Bits 2 to 0: Channel select (AMR2 to AMR0)

Bits 2 to 0 select the analog input channels.

When setting these bits, also set the affected channels in port mode register 0 (PMR0). On channel setting, see 13.2.4, Port Mode Register 0 (PMR0).

Bit 2 AMR2	Bit 1 AMR1	Bit 0 AMR0	Analog Input Channel	
0	0	0	AN ₀	(initial value)
0	0	1	AN ₁	
0	1	0	AN ₂	
0	1	1	AN ₃	
1	0	0	AN ₄	
1	0	1	AN ₅	
1	1	0	AN ₆	
1	1	1	AN ₇	



13.2.3 A/D Start Register (ADSR)

Bit	7	6	5	4	3	2	1	0	
	ADSF	—	—		—	—	_	—	
Initial value	0	1	1	1	1	1	1	1	
Read/Write	R/W	_	_		_	_	_	_	

The A/D start register (ADSR) is an 8-bit read/write register for designating the start or stop of A/D conversion.

A/D conversion is started by writing 1 to the A/D start flag (ADSF). When conversion is complete, the conversion data is set in the A/D result register (ADRR), and at the same time ADSF is cleared to 0.

Bit 7: A/D start flag (ADSF)

Bit 7 is for controlling and confirming the start and end of A/D conversion.

Bit 7 ADSF	Description	
0	[Read access] Indicates that A/D conversion has stopped.	(initial value)
	[Write access] Stops A/D conversion.	
1	[Read access] Indicates A/D conversion in progress.	
	[Write access] Starts A/D conversion.	

Bits 6 to 0: Reserved bits

Bits 6 to 0 are reserved; they are always read as 1, and cannot be modified.



13.2.4 Port Mode Register 0 (PMR0)

Bit	7	6	5	4	3	2	1	0
	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

PMR0 is an 8-bit write-only register for designating whether each of the port 0 pins is used as a general-purpose input port or as an analog input channel to the A/D converter. Designation is made separately for each bit of this register.

Upon reset, PMR0 is initialized to H'00.

Bit n ANn	Description	
0	Pin P0 _n /AN _n is a general-purpose input port.	(initial value)
1	Pin P0 _n /AN _n is an analog input channel.	

(n = 0 to 7)

13.3 Operation

The A/D converter operates by sequential comparison, and yields its conversion result as 8-bit data.

A/D conversion begins when software sets the A/D start flag (bit ADSF) to 1. Bit ADSF keeps a value of 1 during A/D conversion, and is cleared to 0 automatically when conversion is complete.

The completion of conversion also sets bit IRRAD in interrupt request register 3 (IRR3) to 1. An A/D conversion complete interrupt is raised if bit IENAD in interrupt enable register 3 (IENR3) is set to 1.

If the conversion time or input channels are to be changed in the A/D mode register (AMR) during A/D conversion, bit ADSF should first be cleared to 0, stopping the conversion operation, in order to avoid misoperation.

13.4 Interrupts

When A/D conversion is complete (ADSF: $1 \rightarrow 0$), bit IRRAD in interrupt request register 3 (IRR3) is set to 1.

A/D conversion complete interrupts can be enabled or disabled by means of bit IENAD in interrupt enable register 3 (IENR3).

For further details see 3.2.2, Interrupts.

Rev. 3.00, 12/94, page 238 of 334



13.5 Typical Use

A typical example of how the A/D converter can be used is given below, using channel 1 (AN1) as the analog input channel. Figure 13-3 shows the operation timing for this example.

- Bits AMR2-AMR0 of the A/D mode register (AMR) are set to 001, and bits AN₇ to AN₀ of port mode register 0 (PMR0) are set to 00000010, making AN1 the analog input channel.
 A/D interrupts are enabled by setting bit IENAD in interrupt enable register 2 (IENR2) to 1, and A/D conversion is started by setting bit ADSF to 1.
- 2. When A/D conversion is complete, bit IRRAD in interrupt request register 3 (IRR3) is set to 1, and the A/D conversion results are sent to the A/D result register (ADRR). At the same time ADSF is cleared to 0, and the A/D converter goes to conversion pending state.
- 3. Bit IENAD = 1, indicating that an A/D conversion complete interrupt has been raised.
- 4. The A/D interrupt handling routine starts.
- 5. The A/D conversion results are read and processed.
- 6. The A/D interrupt handling routine stops processing.

Thereafter, when ADSF is set to 1, A/D conversion starts and steps 2 through 6 take place.

Figures 13-4 and 13-5 show flow charts of A/D converter use.






Figure 13-3 Typical A/D Converter Operation Timing






Figure 13-4 Conceptual Flow Chart of A/D Converter Use (1) (polling by software)




Figure 13-5 Conceptual Flow Chart of A/D Converter Use (2) (interrupts used)



13.6 Application Notes

- 1. Data in the A/D result register (ADRR) should be read only when A/D start flag (ADSF) in the A/D start register (ADSR) is cleared to 0.
- 2. Changing the digital input signal at a nearby pin during an A/D conversion operation may adversely affect conversion accuracy.
- 3. Pins selected as analog input channels in the A/D mode register (AMR) must also be designated as analog input channels in port mode register 0 (PMR0).



Rev. 3.00, 12/94, page 244 of 334



Section 14 Electrical Specifications

14.1 Absolute Maximum Ratings

Table 14-1 gives the absolute maximum ratings for the H8/3724 Series.

Table 14-1 Absolute Maximum Ratings (provisional values)

Item	Symbol	Rating	Unit	Notes
Supply voltage	V _{CC}	-0.3 to +7.0	V	1, 2
Programming voltage	V _{PP}	-0.3 to +14.0	V	1, 2, 3
Analog supply voltage	AV _{CC}	-0.3 to +7.0	V	1, 2
Analog input voltage	AV _{IN}	–0.3 to AV _{CC} +0.3	V	1, 2
Pin voltage (standard pins)	V _T	–0.3 to V _{CC} +0.3	V	1, 2, 4
Pin voltage (high-voltage pins)	V _T	V_{CC} –45 to V_{CC} +0.3	V	1, 2, 5
Operating temperature	T _{op}	–20 to +75	°C	1, 2
Storage temperature	T _{stg}	–55 to +125	°C	1, 2

Notes: 1. Operation in excess of these absolute maximum ratings may result in permanent damage to the LSI. Normally the LSI should be operated within the conditions given under electrical characteristics on the following pages, so as to avoid malfunction and assure maximum reliability.

- 2. All voltages are based on V_{SS} as a reference voltage.
- 3. Applies to the ZTAT[™] version.
- 4. Applies to standard-voltage pins.
- 5. Applies to high-voltage pins.



14.2 HD6473724 and HD6473726 Electrical Characteristics

14.2.1 HD6473724 and HD6473726 DC Characteristics

Table 14-2 gives the allowable current values of the HD6473724 and HD6473726, and table 14-3 gives the electrical characteristics.

Table 14-2 Allowable Current Sink Values

Conditions: $V_{CC} = 4.0$ to 5.5 V, $V_{SS} = 0.0$ V, Ta = -20 to $+75^{\circ}C$

Item	Symbol	Rating	Unit	Notes
Allowable input current (into LSI)	۱ ₀	2	mA	1, 2
Allowable output current (from LSI)	-I _O	2	mA	2, 3
Allowable output current (from LSI)	-I _O	20	mA	3, 4
Total allowable input current (into LSI)	ΣI _O	50	mA	5
Total allowable output current (from LSI)	$-\Sigma I_O$	150	mA	6

Notes: 1. Allowable input current means the maximum current that can flow from each I/O pin to $V_{\mbox{SS}}.$

- 2. Applies to standard-voltage pins.
- 3. Allowable output current means the maximum current that can flow from V_{CC} to each I/O $_{\mbox{pin.}}$
- 4. Applies to high-voltage pins.
- 5. Total allowable input current means the sum of current that can flow at one time from all I/O pins to $V_{\mbox{\scriptsize SS}}.$
- Total allowable output current means the sum of current that can flow from V_{CC} to all I/O pins.



Table 14-3 DC Characteristics

Conditions: Unless otherwise indicated, V _C	$_{\rm C} = 4.0$ to 5.5 V, $V_{\rm disp} = V_{\rm CC} - 40$ to $V_{\rm CC}$,
$V_{SS} = 0.0 \text{ V}, T_a = -20 \text{ to } +75^{\circ}\text{C}$	

		Applicable			Rating			
ltem	Symbol	Pins	Test Conditions	Min	Тур	Мах	Unit	Notes
Input high voltage	V _{IH}	$\frac{\overline{RES}}{\overline{IRQ}_0} \text{ to } \overline{IRQ}_5$		0.8 V _{CC}	_	V _{CC} +0.3	V	
		SCK_1, SCK_2 SI_1, SI_2	V_{CC} = 2.7 to 5.5 V incl. subactive mode	0.9 V _{CC}	—	V _{CC} +0.3		
		EVENT, UD	V_{CC} = 2.7 to 5.5 V incl. subactive mode	0.7 V _{CC}	_	V _{CC} +0.3	V	
		OSC ₁		V _{CC} -0.5	_	V _{CC} +0.3	V	
			V_{CC} = 2.7 to 5.5 V incl. subactive mode	V _{CC} -0.3	—	V _{CC} +0.3		
		$\begin{array}{c} P0_0 \text{ to } P0_7 \\ P1_0 \text{ to } P1_6 \\ P8_0 \text{ to } P8_7 \\ P9_0 \text{ to } P9_7 \\ PA_0 \text{ to } PA_1 \end{array}$	V_{CC} = 2.7 to 5.5 V incl. subactive mode	0.7 V _{CC}	_	V _{CC} +0.3	V	
		$\begin{array}{c} P3_0 \text{ to } P3_3 \\ P4_0 \text{ to } P4_7 \\ P5_0 \text{ to } P5_7 \\ P6_0 \text{ to } P6_7 \\ P7_0 \text{ to } P7_7 \\ P1_7 \end{array}$	V_{CC} = 2.7 to 5.5 V incl. subactive mode	0.7 V _{CC}	_	V _{CC} +0.3	V	
Input low voltage	V _{IL}	RES, SCK ₁ , SCK ₂		-0.3	_	0.2 V _{CC}	V	
		$\frac{\overline{IRQ_0} \text{ to } \overline{IRQ_5}}{SI_1, SI_2}$	V_{CC} = 2.7 to 5.5 V incl. subactive mode	-0.3	_	0.1 V _{CC}		
		EVENT, UD	V_{CC} = 2.7 to 5.5 V incl. subactive mode	-0.3	—	0.3 V _{CC}	V	
		OSC ₁		-0.3	_	0.5	V	
			V_{CC} = 2.7 to 5.5 V incl. subactive mode	-0.3	_	0.3		
		$\begin{array}{c} PO_1 \text{ to } PO_7 \\ P1_0 \text{ to } P1_6 \\ P8_0 \text{ to } P8_7 \\ P9_0 \text{ to } P9_7 \\ PA_0 \text{ to } PA_1 \end{array}$	V_{CC} = 2.7 to 5.5 V incl. subactive mode	-0.3	_	0.3 V _{CC}	V	
		$\begin{array}{c} P3_0 \text{ to } P3_3 \\ P4_0 \text{ to } P4_7 \\ P5_0 \text{ to } P5_7 \\ P6_0 \text{ to } P6_7 \\ P7_0 \text{ to } P7_7 \\ P1_7 \end{array}$	V_{CC} = 2.7 to 5.5 V incl. subactive mode	V _{CC} -40	_	0.3 V _{CC}	V	

RENESAS

Note: TEST pin should be connected to $\mathsf{V}_{\mathsf{SS}}.$

Table 14-3 DC Characteristics (cont)

Conditions: Unless otherwise indicated, V_{CC} = 4.0 to 5.5 V, V_{disp} = V_{CC} - 40 to V_{CC} , V_{SS} = 0.0 V, T_a = -20 to +75°C

		Applicable			Rating								
Item	Symbol		Test Conditions	Min	Тур	Max	Unit	Notes					
Output high voltage	V _{OH}	P1 ₀ to P1 ₅ P8 ₀ to P8 ₇	-I _{OH} = 1.0 mA	V _{CC} -1.0	_	_	V						
voltage		$P_{0} \text{ to } P_{7}$ $P_{0} \text{ to } P_{7}$ PWM, SO1, SO_{2} PA_{0}, PA_{1}	–I _{OH} = 0.5 mA	V _{CC} –0.5	—	_							
			$V_{CC} = 2.7 \text{ to } 5.5 \text{ V}$ $-I_{OH} = 0.3 \text{ mA}$	V _{CC} -0.5	_	_							
		P3 ₀ to P3 ₃	–I _{OH} = 15 mA	V _{CC} -3.0	—	_	V						
		P4 ₀ to P4 ₇ P5 ₀ to P5 ₇	-I _{OH} = 10 mA	V _{CC} –2.0	_	_							
		$P6_0$ to $P6_7$	$-I_{OH} = 4 \text{ mA}$	V _{CC} -1.0	_	_							
							P7 ₀ to P7 ₇	V _{CC} = 2.7 to 5.5 V -I _{OH} = 4 mA	_	V _{CC} –1.0	_	V	Reference value
Output low voltage	V _{OL}	V _{OL}	V _{OL}	$P1_0$ to $P1_5$ $P8_0$ to $P8_7$ $P9_0$ to $P9_7$	V _{CC} = 4.0 to 5.5 V I _{OL} = 1.6 mA	_	_	0.4	V				
		$\begin{array}{l} PWM, SO_1, \\ SO_2 \\ PA_0, PA_1 \end{array}$	V _{CC} = 2.7 to 5.5 V I _{OL} = 0.5 mA	_	0.4	_	V	Reference value					
		$\begin{array}{c} {\sf P3}_0 \text{ to } {\sf P3}_3 \\ {\sf P4}_0 \text{ to } {\sf P4}_7 \\ {\sf P5}_0 \text{ to } {\sf P5}_7 \\ {\sf P6}_0 \text{ to } {\sf P6}_7 \\ {\sf P7}_0 \text{ to } {\sf P7}_7 \end{array}$	Pull-down resistance 150 kΩ; pull-down voltage V _{CC} –40 V	_	_	V _{CC} –37	V						
Input leakage current	I _{IL}	RES	$V_{IN} = 0$ to V_{CC}			40	μA						



Table 14-3 DC Characteristics (cont)

Conditions: Unless otherwise indicated, V_{CC} = 4.0 to 5.5 V, V_{disp} = V_{CC} – 40 to V_{CC} , V_{SS} = 0.0 V, T_a = –20 to +75°C

		Applicable			Rating	ļ	_	
Item	Symbol		Test Conditions	Min	Тур	Max	Unit	Notes
I/O leakage current	Ι _{ΙL}	$\begin{array}{c} {\sf TEST} \\ {\sf SCK}_1, {\sf SCK}_2 \\ {\sf SI}_1, {\sf SI}_2 \\ \hline {\sf IRQ}_0 \ {\rm to} \ {\sf IRQ}_5 \\ \hline {\sf EVENT}, \ {\sf UD} \\ {\sf OSC}_1 \\ {\sf P0}_1 \ {\rm to} \ {\sf P0}_7 \\ {\sf P1}_0 \ {\rm to} \ {\sf P1}_6 \\ {\sf P8}_0 \ {\rm to} \ {\sf P8}_7 \\ {\sf P9}_0 \ {\rm to} \ {\sf P9}_7 \\ {\sf P4}_0, \ {\sf P4}_1 \end{array}$	V _{IN} = 0 to V _{CC}	_	_	1	μΑ	
			$V_{IN} = V_{CC} - 40$ to V_{CC}	_	_	20	μA	
Input capaci- tance	C _{IN}	Input pins and I/O pins other than power source pin	$f = 1 \text{ MHz}, V_{IN} = 0 \text{ V}$ $T_a = 25^{\circ}\text{C}$	_	_	20	pF	
		P1 ₆ /EVENT		_	_	35	_	
		RES		_		70		



Table 14-3 DC Characteristics (cont)

Conditions: Unless otherwise indicated, V_{CC} = 4.0 to 5.5 V, V_{disp} = V_{CC} - 40 to V_{CC} , V_{SS} = 0.0 V, T_a = -20 to +75°C

		Applicable		Rating					
Item	Symbol		Test Conditions	Min	Тур	Max	Unit	Notes	
Power dissipation	I _{OPE}	V _{CC}	V _{CC} = 5 V, f _{OSC} = 8 MHz	—	17	—	mA	Reference value	
when CPU operating in active mode			$V_{CC} = 5 V,$ $f_{OSC} = 4 MHz$	_	9	—		1	
			$V_{CC} = 3 V,$ $f_{OSC} = 4 MHz$	—	6	—			
Power dissipation	I _{RES}	V _{CC}	V _{CC} = 5 V, f _{OSC} = 8 MHz	—	6	9	mA	1	
during reset in active mode		$V_{CC} = 5 V,$ $f_{OSC} = 4 MHz$	—	3	5	_			
			$V_{CC} = 3 V,$ $f_{OSC} = 4 MHz$	—	1.5	—			
Power dissipation in sleep mode	I _{SLEEP}	V _{CC}	$V_{CC} = 5 V,$ $f_{OSC} = 8 MHz$	—	2.5	3.5	mA	1	
			ep mode		$V_{CC} = 5 V,$ $f_{OSC} = 4 MHz$	—	1.5	2.0	
			$V_{CC} = 3 V,$ $f_{OSC} = 4 MHz$	—	1.0	—			
Power	I _{SUB}	I _{SUB}	V _{CC}	$V_{CC} = 2.7 V$	—	6	20	μA	
dissipation in subactive			32 kHz crystal oscillator used	_	11	_	μΑ	2	
mode			V _{CC} = 5.0 V 32 kHz crystal	—	16	_	μA	Reference value	
			oscillator used	—	22	_	μA	2	
Power	IWATCH	V _{CC}	$V_{CC} = 2.7 V$	—	3.2	6	μA		
dissipation in watch mode			32 kHz crystal oscillator used	—	3.8	—	μΑ	2	
			V _{CC} = 5.0 V 32 kHz crystal	_	10	—	μΑ	Reference value	
			oscillator used	_	12	—	μA	2	
Power dissipation in standby mode	I _{STBY}	V _{CC}	32 kHz crystal oscillator not used $X_1 = V_{CC}$	_	_	10	μA		



Table 14-3 DC Characteristics (cont)

Conditions: Unless otherwise indicated, $V_{CC} = 4.0$ to 5.5 V, $V_{disp} = V_{CC} - 40$ to V_{CC} , $V_{SS} = 0.0$ V, $T_a = -20$ to $+75^{\circ}C$

		Applicable		Rating				
Item		••	Test Conditions	Min	Тур	Max	Unit	Notes
RAM data retention voltage in standby mode	V _{STBY}	V _{CC}	32 kHz crystal oscillator not used $X_1 = V_{CC}$	2	_	_	V	

Notes: 1. Does not include current flowing to output buffer.

2. Reference value when bypass capacitor of 47 μ F is connected between V_{CC} and V_{SS}.



14.2.2 HD6473724 and HD6473726 AC Characteristics

Regarding the AC characteristics, Table 14-4 gives the control signal timing of HD6473724 and HD6473726, and Table 14-5 gives the serial interface timing.

Table 14-4 Control Signal Timing

Conditions: Unless otherwise indicated, $V_{CC} = 4.0$ to 5.5 V, $V_{disp} = V_{CC} - 40$ to V_{CC} , $V_{SS} = 0.0$ V, Ta = -20 to $+75^{\circ}C$

		Applicable			Rating			Reference
Item	Symbol	Pins	Test Conditions	Min	Тур	Max	Unit	Diagram
Clock pulse	f _{OSC}	OSC ₁ ,		2	_	8.4	MHz	
generator frequency		OSC ₂ ,	$V_{\rm CC}$ = 2.7 to 5.5 V	2	_	4.2		
Clock cycle time	t _{CYC}	OSC ₁ ,		119	—	500	ns	Figure
		OSC ₂ ,	V_{CC} = 2.7 to 5.5 V	238	—	500		14-1
Instruction cycle	φ			238	_	1000	ns	-
time			V_{CC} = 2.7 to 5.5 V	476	_	1000		
Subclock pulse generator frequency	f _x	X ₁ , X ₂	V_{CC} = 2.7 to 5.5 V	—	32.768	—	kHz	
Subclock cycle time	t _{subcyc}	X ₁ , X ₂	V_{CC} = 2.7 to 5.5 V	_	30.5	_	μs	
Subactive instruction cycle time	¢suв		V _{CC} = 2.7 to 5.5 V	_	244.14	—	μs	
Oscillator settling	t _{rc}	OSC ₁ ,		_	_	40	ms	
time (crystal oscillator)		OSC ₂ ,	$V_{\rm CC}$ = 2.7 to 5.5 V	_	_	60		
Oscillator settling	t _{rc}	OSC ₁ ,		_	_	20	ms	
time (ceramic oscillator)		OSC ₂ ,	$V_{\rm CC}$ = 2.7 to 5.5 V	_	_	40		
Oscillator settling time	t _{rc}	X ₁ , X ₂	V_{CC} = 2.7 to 5.5 V	_	—	2	S	
External clock	t _{CPH}	OSC1		40	_	_	ns	Figure
pulse width (high)			V_{CC} = 2.7 to 5.5 V	100	_	_		14-1
External clock	t _{CPL}	OSC1		40	_	_	ns	_
pulse width (low)			V_{CC} = 2.7 to 5.5 V	100	_	_		
External clock	t _{CPr}	OSC1		_	_	20	ns	-
rise time			V_{CC} = 2.7 to 5.5 V	_	_	20		
External clock fall	t _{CPf}	OSC1		_	_	20	ns	-
time			$V_{\rm CC}$ = 2.7 to 5.5 V		—	20	•	



Table 14-4 Control Signal Timing (cont)

Conditions: Unless otherwise indicated, V_{CC} = 4.0 to 5.5 V, V_{disp} = V_{CC} - 40 to V_{CC} , V_{SS} = 0.0 V, Ta = -20 to +75°C

		Applicable			Rating	l	_	Reference
Item	Symbol	Pins	Test Conditions	Min	Тур	Max	Unit	Diagram
RES pin pulse width (low)	t _{REL}	RES	V_{CC} = 2.7 to 5.5 V	10	_	_	φ	Figure 14-2
IRQ pin pulse width (high)	t _{IH}	$\overline{IRQ_0}_{IRQ_5}$ to	V_{CC} = 2.7 to 5.5 V	2	_	_	ф Фsuв	Figure 14-3
IRQ pin pulse width (low)	t _{IL}	$\overline{IRQ_0}_{IRQ_5}$ to	V_{CC} = 2.7 to 5.5 V	2	_	_	ф Фsuв	-
EVENT pin pulse width (high)	t _{EVH}	EVENT	V_{CC} = 2.7 to 5.5 V	2	_	—	φ	Figure 14-4
EVENT pin pulse width (low)	t _{EVL}	EVENT	V_{CC} = 2.7 to 5.5 V	2	_	—	ф	-
UD pin minimum change width	t _{UDH} t _{UDL}	UD	V_{CC} = 2.7 to 5.5 V	2		—	φ	Figure 14-5

Table 14-5 Serial Interface Timing

Conditions: Unless otherwise indicated, $V_{CC} = 4.0$ to 5.5 V, $V_{disp} = V_{CC} - 40$ to V_{CC} , $V_{SS} = 0.0$ V, Ta = -20 to $+75^{\circ}C$

		Applicable			Rating			Reference
Item	Symbol	Pins	Test Conditions	Min	Тур	Мах	Unit	Diagram
Output transfer clock cycle time	t _{scyc}	SCK1, SCK2	V_{CC} = 2.7 to 5.5 V	2	_	—	φ	Figure 14-6
Output transfer clock pulse width (high)	t _{SCKH}	SCK1, SCK2	V_{CC} = 2.7 to 5.5 V	0.4	_	—	t _{scyc}	-
Output transfer clock pulse width (low)	t _{SCKL}	SCK ₁ , SCK ₂	V_{CC} = 2.7 to 5.5 V	0.4	_		t _{scyc}	_
Output transfer	t _{SCKr}	SCK ₁ ,		_	_	60	ns	_
clock rise time		SCK ₂	$V_{\rm CC}$ = 2.7 to 5.5 V	—	_	80	-	
Output transfer	t _{SCKf}	SCK ₁ ,		_	_	60	ns	_
clock fall time		SCK ₂	$V_{\rm CC}$ = 2.7 to 5.5 V	_	_	80	-	
Input transfer clock cycle time	t _{scyc}	SCK ₁ , SCK ₂	V_{CC} = 2.7 to 5.5 V	1	_	_	φ	_
Input transfer clock pulse width (high)	t _{SCKH}	SCK ₁ , SCK ₂	V _{CC} = 2.7 to 5.5 V	0.4	_	_	t _{scyc}	_

RENESAS

Table 14-5 Serial Interface Timing (cont)

Conditions: Unless otherwise indicated, V_{CC} = 4.0 to 5.5 V, V_{disp} = V_{CC} – 40 to V_{CC} , V_{SS} = 0.0 V, Ta = -20 to +75°C

		Applicable			Rating	I		Reference
Item	Symbol	Pins	Test Conditions	Min	Тур	Max	Unit	Diagram
Input transfer clock pulse width (low)	t _{SCKL}	SCK ₁ , SCK ₂	V_{CC} = 2.7 to 5.5 V	0.4	_	—	t _{scyc}	Figure 14-6
Input transfer	t _{SCKr}	SCK ₁ ,		_	_	60	ns	_
clock rise time		SCK ₂	V_{CC} = 2.7 to 5.5 V	—	_	80	_	
Input transfer	t _{SCKf}	SCK ₁ ,		_	_	60	ns	_
clock fall time		SCK ₂	V_{CC} = 2.7 to 5.5 V	—	—	80		_
Serial output	t _{dSO}	SO ₁ , SO ₂		_	_	200	ns	_
data delay time			V_{CC} = 2.7 to 5.5 V	—	—	350		_
Serial input data	t _{sSI}	SI_1, SI_2		230	—	—	ns	
setup time			V_{CC} = 2.7 to 5.5 V	470	—	—	_	_
Serial input data	t _{hSI}	SI_1, SI_2		230	—	—	ns	
hold time			V_{CC} = 2.7 to 5.5 V	470	—	—		
Transfer hold time	t _{SCK2}	SCK ₂	When pin SCK ₂ is input pin	0.2	—	40	μs	Figure 14-7
			When pin SCK ₂ is input pin $V_{CC} = 2.7$ to 5.5 V	0.4	_	40		
			When pin SCK ₂ is output pin $V_{CC} = 2.7$ to 5.5 V	_	_	1	t _{scyc}	_
Transfer end acknowledge time	t _{CS}	CS	$V_{\rm CC}$ = 2.7 to 5.5 V	3	—	4	ф	_



14.2.3 HD6473724 and HD6473726 A/D Converter Characteristics

Table 14-6 gives the HD6473724 and HD6473726 A/D converter characteristics.

Table 14-6 A/D Converter Characteristics

Conditions: Unless otherwise indicated, $V_{CC} = 4.0$ to 5.5 V, $V_{disp} = V_{CC} - 40$ to V_{CC} , $V_{SS} = 0.0$ V, Ta = -20 to $+75^{\circ}C$

		Applicable			Rating			
ltem	Symbol	Pins	Test Conditions	Min	Тур	Max	Unit	Notes
Analog supply voltage	AV _{CC}	AV _{CC}		V _{CC} -0.3	V _{CC}	V _{CC} +0.3	V	
Analog input voltage	AV_{IN}	AN_0 to AN_7		AV_{SS}	—	AV_{CC}	V	
Analog	Al _{CC}	AV _{CC}	$AV_{CC} = 5 V$	_	—	200	μA	
current	AI _{STOP}		Reset and power- down mode	_	_	10	μA	
Analog input capacitance	C _{AIN}	AN_0 to AN_7		_	_	30	pF	
Allowable signal source impedance	R _{AIN}	AN ₀ to AN ₇		—	_	10	kΩ	
Resolution				_	_	8	Bit	
Absolute			$V_{CC} = AV_{CC} = 5 V$	—	_	±2.5	LSB	
precision			$V_{CC} = AV_{CC} =$ 4.0 to 5.5 V	_	±2.5	_		Reference value
Conversion time				31	15.5	14.8	μs	



14.3 HD6433723, HD6433724, HD6433725, HD6433726, HD6433753, and HD6433754 Electrical Characteristics

14.3.1 HD6433723, HD6433724, HD6433725, HD6433726, HD6433753, and HD6433754 DC Characteristics

Table 14-7 gives the allowable current values of the HD6433723, HD6433724, HD6433725, HD6433726, HD6433753, and HD6433754, and table 14-8 gives the electrical characteristics.

Table 14-7 Allowable Current Sink Values

Conditions: $V_{CC} = 4.0$ to 5.5 V, $V_{SS} = 0.0$ V, Ta = -20 to $+75^{\circ}C$

Item	Symbol	Rating	Unit	Notes
Allowable input current (into LSI)	Ι _Ο	2	mA	1, 2
Allowable output current (from LSI)	-I _O	2	mA	2, 3
Allowable output current (from LSI)	-I _O	20	mA	3, 4
Total allowable input current (into LSI)	ΣI_O	50	mA	5
Total allowable output current (from LSI)	$-\Sigma I_O$	150	mA	6
Total allowable output current to V _{disp}	$-\Sigma I_O$	30	mA	7

Notes: 1. Allowable input current means the maximum current that can flow from each I/O pin to V_{SS} .

- 2. Applies to standard-voltage pins.
- 3. Allowable output current means the maximum current that can flow from V_{CC} to each I/O pin.
- 4. Applies to high-voltage pins.
- 5. Total allowable input current means the sum of current that can flow at one time from all I/O pins to $\rm V_{SS}.$
- Total allowable output current means the sum of current that can flow from V_{CC} to all I/O pins.
- 7. Total allowable output current to V_{disp} is the sum of current that can flow from all I/O pins to $V_{disp}.$






Table 14-8 DC Characteristics

Conditions: Unless otherwise indicated, V_{CC} = 4.0 to 5.5 V, V_{disp} = V_{CC} – 40 to V_{CC} , V_{SS} = 0.0 V, Ta = –20 to +75°C

		Applicable			Rating			
ltem	Symbol	Pins	Test Conditions	Min	Тур	Max	Unit	Notes
Input high voltage	V _{IH}	$\overline{\text{RES}}$ $\overline{\text{IRQ}}_0$ to $\overline{\text{IRQ}}_5$		0.8 V _{CC}	_	V _{CC} +0.3	V	
		SCK_1, SCK_2 SI_1, SI_2	V_{CC} = 2.5 to 5.5 V incl. subactive mode	0.9 V _{CC}	—	V _{CC} +0.3		
		EVENT, UD	V_{CC} = 2.5 to 5.5 V incl. subactive mode	0.7 V _{CC}	_	V _{CC} +0.3	V	
		OSC ₁		V_{CC} –0.5	_	V _{CC} +0.3	V	
			V_{CC} = 2.5 to 5.5 V incl. subactive mode	V _{CC} -0.3	—	V _{CC} +0.3		
		$P0_0$ to $P0_7$ $P1_0$ to $P1_6$ $P8_0$ to $P8_7$ $P9_0$ to $P9_7$ PA_0 , PA_1	V_{CC} = 2.5 to 5.5 V incl. subactive mode	0.7 V _{CC}	_	V _{CC} +0.3	V	
		$\begin{array}{c} P3_{0} \text{ to } P3_{3} \\ P4_{0} \text{ to } P4_{7} \\ P5_{0} \text{ to } P5_{7} \\ P6_{0} \text{ to } P6_{7} \\ P7_{0} \text{ to } P7_{7} \\ P1_{7} \end{array}$	V_{CC} = 2.5 to 5.5 V incl. subactive mode	0.7 V _{CC}	_	V _{CC} +0.3	V	
Input low voltage	V _{IL}	RES, SCK ₁ , SCK ₂		-0.3	—	0.2 V _{CC}	V	
lonago		$\frac{\overline{IRQ_0} \text{ to } \overline{IRQ_5}}{SI_1, SI_2}$	V_{CC} = 2.5 to 5.5 V incl. subactive mode	-0.3	_	0.1 V _{CC}		
		EVENT, UD	V_{CC} = 2.5 to 5.5 V incl. subactive mode	-0.3	—	0.3 V _{CC}	V	
		OSC ₁		-0.3	_	0.5	V	
			V_{CC} = 2.5 to 5.5 V incl. subactive mode	-0.3	_	0.3		
		$\begin{array}{c} PO_{1} \text{ to } PO_{7} \\ P1_{0} \text{ to } P1_{6} \\ P8_{0} \text{ to } P8_{7} \\ P9_{0} \text{ to } P9_{7} \\ PA_{0}, PA_{1} \end{array}$	V_{CC} = 2.5 to 5.5 V incl. subactive mode	-0.3	—	0.3 V _{CC}	V	
		$\begin{array}{c} P3_{0} \text{ to } P3_{3} \\ P4_{0} \text{ to } P4_{7} \\ P5_{0} \text{ to } P5_{7} \\ P6_{0} \text{ to } P6_{7} \\ P7_{0} \text{ to } P7_{7} \\ P1_{7} \end{array}$	V_{CC} = 2.5 to 5.5 V incl. subactive mode	V _{CC} -40	_	0.3 V _{CC}	V	

RENESAS

Note: TEST pin should be connected to V_{SS} .

Table 14-8 DC Characteristics (cont)

Conditions: Unless otherwise indicated, V_{CC} = 4.0 to 5.5 V, V_{disp} = V_{CC} - 40 to V_{CC} , V_{SS} = 0.0 V, Ta = -20 to +75°C

		Applicable			Rating			
Item	Symbol	Pins	Test Conditions	Min	Тур	Max	Unit	Notes
Output high voltage	V _{OH}	$P1_0$ to $P1_5$ $P8_0$ to $P8_7$	-I _{OH} = 1.0 mA	V _{CC} -1.0	_	_	V	
voltage		P9 ₀ to P9 ₇	-I _{OH} = 0.5 mA	V _{CC} –0.5	—	_		
		PWM, SO1, SO ₂ PA ₀ , PA ₁	$V_{CC} = 2.7 \text{ to } 5.5 \text{ V}$ $-I_{OH} = 0.3 \text{ mA}$	V _{CC} –0.5	—	_		
		P3 ₀ to P3 ₃	-I _{OH} = 15 mA	V _{CC} –3.0	_	—	V	
		P4 ₀ to P4 ₇ P5 ₀ to P5 ₇	-I _{OH} = 10 mA	V _{CC} –2.0	—	_		
		$P6_0$ to $P6_7$	$-I_{OH} = 4 \text{ mA}$	V _{CC} -1.0	—	_		
		P7 ₀ to P7 ₇	$V_{CC} = 2.7 \text{ to } 5.5 \text{ V}$ $-I_{OH} = 4 \text{ mA}$	_	V _{CC} –1.0	·	V	Reference value
Output low voltage	V _{OL}	$P1_0$ to $P1_5$ $P8_0$ to $P8_7$ $P9_0$ to $P9_7$	V _{CC} = 4.0 to 5.5 V I _{OL} = 1.6 mA	_	_	0.4	V	
		$\begin{array}{l} PWM, SO_1, \\ SO_2 \\ PA_0, PA_1 \end{array}$	$V_{CC} = 2.7 \text{ to } 5.5 \text{ V}$ $I_{OL} = 0.5 \text{ mA}$	_	0.4	_	V	Reference value
		$P3_0$ to $P3_3$ $P4_0$ to $P4_7$ $P5_0$ to $P5_7$	$V_{disp} = V_{CC} - 40 V$	_	_	V _{CC} –37	V	With pull-down MOS
		P6 ₀ to P6 ₇ P7 ₀ to P7 ₇	Pull-down resistance 150 kΩ; pull-down voltage V _{CC} –40 V	_	_	V _{CC} –37	-	
Input leakage current	I _{IL}	RES	Mask ROM version: $V_{IN} = 0$ to V_{CC}	_	_	1	μA	



Table 14-8 DC Characteristics (cont)

Conditions: Unless otherwise indicated, V_{CC} = 4.0 to 5.5 V, V_{disp} = V_{CC} – 40 to V_{CC} , V_{SS} = 0.0 V, Ta = -20 to +75°C

		Applicable			Rating	g		
ltem	Symbol	Pins	Test Conditions	Min	Тур	Max	Unit	Notes
I/O leakage current	Ι _{ΙL}	$\begin{array}{c} \text{TEST} \\ \text{SCK}_1, \text{SCK}_2 \\ \text{SI}_1, \text{SI}_2 \\ \hline \text{IRQ}_0 \text{ to } \text{IRQ}_5 \\ \hline \text{EVENT, UD} \\ \text{OSC}_1 \\ \text{P0}_1 \text{ to } \text{P0}_7 \\ \text{P1}_0 \text{ to } \text{P1}_6 \\ \text{P8}_0 \text{ to } \text{P8}_7 \\ \text{P9}_0 \text{ to } \text{P9}_7 \\ \text{PA}_0, \text{PA}_1 \end{array}$	V _{IN} = 0 to V _{CC}	_	_	1	μΑ	
		$\begin{array}{c} P3_{0} \text{ to } P3_{3} \\ P4_{0} \text{ to } P4_{7} \\ P5_{0} \text{ to } P5_{7} \\ P6_{0} \text{ to } P6_{7} \\ P7_{0} \text{ to } P7_{7} \\ P1_{7} \end{array}$	$V_{IN} = V_{CC} -40$ to V_{CC}	_	_	20	μΑ	Not including pins with pull-down MOS
Pull-up MOS	-I _p	$P1_0$ to $P1_6$ $P8_0$ to $P8_7$	$V_{CC} = 5 \text{ V}, \text{ V}_{IN} = 0 \text{ V}$	50	_	300	μA	
current		P9 ₀ to P9 ₇ PA ₀ , PA ₁	V _{CC} = 2.7 V, V _{IN} = 0 V	—	25	—		Reference value
Pull-down MOS current	l _d	$P3_0$ to $P3_3$ $P4_0$ to $P4_7$ $P5_0$ to $P5_7$	$V_{disp} = V_{CC} - 36$ $V_{IN} = V_{CC}$	120	_	800	μA	
		$P6_0$ to $P6_7$ $P7_0$ to $P7_7$	$V_{disp} = V_{CC} - 18$ $V_{IN} = V_{CC}$	_	280	—		Reference value
Input capaci- tance	C _{IN}	Input pins other than power source pin	$f = 1 \text{ MHz}, V_{IN} = 0 \text{ V}$ $T_a = 25^{\circ}\text{C}$	_	_	15	рF	
		P1 ₇		_		30		

RENESAS

Table 14-8 DC Characteristics (cont)

Conditions: Unless otherwise indicated, $V_{CC} = 4.0$ to 5.5 V, $V_{disp} = V_{CC} - 40$ to V_{CC} , $V_{SS} = 0.0$ V, Ta = -20 to $+75^{\circ}C$

		Applicable			Ratin	g		
Item	Symbol	Pins	Test Conditions	Min	Тур	Max	Unit	Notes
Power dissipation	I _{OPE}	V _{CC}	$V_{CC} = 5 V,$ $f_{OSC} = 8 MHZ$	_	15	_	mA	Reference value
when CPU operating in active mode			$V_{CC} = 5 V,$ $f_{OSC} = 4 MHz$	_	8	_		1
active mode			$V_{CC} = 3 V,$ $f_{OSC} = 4 MHz$	_	5	_		
Power dissipation	I _{RES}	V _{CC}	$V_{CC} = 5 V,$ $f_{OSC} = 8 MHz$	-	5	8	mA	1
during reset in active mode			$V_{CC} = 5 V,$ $f_{OSC} = 4 MHz$	-	2.5	4	_	
mode			$V_{CC} = 3 V,$ $f_{OSC} = 4 MHz$	—	1.3	—	_	
Power dissipation in	I _{SLEEP}	V _{CC}	$V_{CC} = 5 V,$ $f_{OSC} = 8 MHz$	-	2	3	mA	1
sleep mode	ep mode		$V_{CC} = 5 V,$ $f_{OSC} = 4 MHz$	-	1	1.5	_	
		$V_{CC} = 3 V,$ $f_{OSC} = 4 MHz$	-	0.6	—	_		
Power dissipation in	I _{SUB}	V _{CC}	V _{CC} = 2.5 V 32 kHz crystal	—	5	20	μA	
subactive mode			oscillator used	_	9		μA	2
			V _{CC} = 5.0 V 32 kHz crystal	_	13	_	μA	Reference value
			oscillator used	_	20	_	μA	2
Power	IWATCH	V _{CC}	V _{CC} = 2.5 V	_	2.2	5	μA	
dissipation in watch mode			32 kHz crystal oscillator used	_	2.8	_	μA	2
			V _{CC} = 5.0 V 32 kHz crystal	—	6	_	μA	Reference value
			oscillator used	_	8	_	μA	2
Power dissipation in standby mode	I _{STBY}	V _{CC}	32 kHz crystal oscillator not used $X_1 = V_{CC}$	_	_	5	μA	



Table 14-8 DC Characteristics (cont)

Conditions: Unless otherwise indicated, $V_{CC} = 4.0$ to 5.5 V, $V_{disp} = V_{CC} - 40$ to V_{CC} , $V_{SS} = 0.0$ V, Ta = -20 to $+75^{\circ}C$

		Applicable		Rating				
ltem	Symbol	Pins	Test Conditions	Min	Тур	Max	Unit	Notes
RAM data retention voltage in standby mode	V _{STBY}	V _{CC}	32 kHz crystal oscillator not used $X_1 = V_{CC}$	2		_	V	

Notes: 1. Does not include current flowing to pull-up MOS or output buffer.

2. Reference value when bypass capacitor of 47 μ F is connected between V_{CC} and V_{SS}.



14.3.2 HD6433723, HD6433724, HD6433725, HD6433726, HD6433753, and HD6433754 AC Characteristics

As for the AC characteristics, Table 14-9 gives the control signal timing of HD6433723, HD6433724, HD6433725, HD6433726, HD6433753, and HD6433754 while Table 14-10 gives the serial interface timing.

Table 14-9 Control Signal Timing

Conditions: Unless otherwise indicated, $V_{CC} = 4.0$ to 5.5 V, $V_{disp} = V_{CC} - 40$ to V_{CC} , $V_{SS} = 0.0$ V, Ta = -20 to $+75^{\circ}C$

		Applicable			Rating			Reference
Item	Symbol	Pins	Test Conditions	Min	Тур	Max	Unit	Diagram
Clock pulse	f _{OSC}	OSC ₁ ,		2	—	8.4	MHz	
generator frequency		OSC ₂ ,	V_{CC} = 2.7 to 5.5 V	2	—	4.2		
Clock cycle time	t _{CYC}	OSC ₁ ,		119	—	500	ns	Figure
		OSC ₂ ,	V_{CC} = 2.7 to 5.5 V	238	—	500		14-1
Instruction cycle	φ			238	—	1000	ns	
time			$V_{\rm CC}$ = 2.7 to 5.5 V	476	—	1000		
Subclock pulse generator frequency	f _x	X ₁ , X ₂	V _{CC} = 2.5 to 5.5 V	_	32.768	_	kHz	
Subclock cycle time	t _{subcyc}	X ₁ , X ₂	V_{CC} = 2.5 to 5.5 V	_	30.5	_	μs	
Subactive instruction cycle time	¢suв		V_{CC} = 2.5 to 5.5 V	_	244.14	_	μs	
Oscillator settling	t _{rc}	OSC ₁ ,		—	_	40	ms	
time (crystal oscillator)		OSC ₂ ,	$V_{\rm CC}$ = 2.7 to 5.5 V	—	—	60		
Oscillator settling	t _{rc}	OSC ₁ ,		—	—	20	ms	
time (ceramic oscillator)		OSC ₂ ,	$V_{\rm CC}$ = 2.7 to 5.5 V	—	—	40		
Oscillator settling time	t _{rc}	X ₁ , X ₂	V_{CC} = 2.7 to 5.5 V	—	—	2	S	
External clock	t _{CPH}	OSC ₁		40	—	—	ns	Figure
pulse width (high)			V_{CC} = 2.7 to 5.5 V	100	—	—		14-1
External clock	t _{CPL}	OSC ₁		40	—	_	ns	_
pulse width (low)			V_{CC} = 2.7 to 5.5 V	100	—	_		
External clock	t _{CPr}	OSC ₁		_	_	20	ns	_
rise time			V_{CC} = 2.7 to 5.5 V	—	—	20		_
External clock fall	t _{CPf}	OSC ₁		—	_	20	ns	
time			$V_{\rm CC}$ = 2.7 to 5.5 V	_	_	20		

Rev. 3.00, 12/94, page 262 of 334



Table 14-9 Control Signal Timing (cont)

Conditions: Unless otherwise indicated, V_{CC} = 4.0 to 5.5 V, V_{disp} = V_{CC} – 40 to V_{CC} , V_{SS} = 0.0 V, Ta = -20 to +75°C

		Applicable		Rating			_	Reference	
Item	Symbol	Pins	Test Conditions	Min	Тур	Max	Unit	Diagram	
RES pin pulse width (low)	t _{REL}	RES	V_{CC} = 2.7 to 5.5 V	10	_	_	φ	Figure 14-2	
IRQ pin pulse width (high)	t _{IH}	$\overline{IRQ_0}_0$ to $\overline{IRQ_5}$	$V_{\rm CC}$ = 2.7 to 5.5 V	2	_	_	ф Ф _{SUB}	Figure 14-3	
IRQ pin pulse width (low)	t _{IL}	$\overline{IRQ_0}_0$ to $\overline{IRQ_5}$	V_{CC} = 2.7 to 5.5 V	2	_	_	ф Ф _{SUB}	-	
EVENT pin pulse width (high)	t _{EVH}	EVENT	V_{CC} = 2.7 to 5.5 V	2	_	_	φ	Figure 14-4	
EVENT pin pulse width (low)	t _{EVL}	EVENT	V_{CC} = 2.7 to 5.5 V	2	_	_	¢	-	
UD pin minimum change width	t _{UDH} t _{UDL}	UD	$V_{\rm CC}$ = 2.7 to 5.5 V	2		_	φ	Figure 14-5	

Table 14-10 Serial Interface Timing

Conditions: Unless otherwise indicated, V_{CC} = 4.0 to 5.5 V, V_{disp} = V_{CC} – 40 to V_{CC} , V_{SS} = 0.0 V, Ta = –20 to +75°C

		Applicable			Rating	I		Reference	
Item	Symbol	Pins	Test Conditions	Min	Тур	Max	Unit	Diagram	
Output transfer clock cycle timing	t _{scyc}	SCK1, SCK2	V_{CC} = 2.7 to 5.5 V	2	_	_	¢	Figure 14-6	
Output transfer clock pulse width (high)	t _{SCKH}	SCK1, SCK2	V_{CC} = 2.7 to 5.5 V	0.4	—	—	t _{scyc}	-	
Output transfer clock pulse width (low)	t _{SCKL}	SCK ₁ , SCK ₂	$V_{\rm CC}$ = 2.7 to 5.5 V	0.4	_	—	t _{scyc}	_	
Output transfer	t _{SCKr}	SCK ₁ ,		_	_	60	ns	_	
clock rise time		SCK ₂	$V_{\rm CC}$ = 2.7 to 5.5 V	—	_	80	-		
Output transfer	t _{SCKf}	SCK ₁ ,		_	_	60	ns	-	
clock fall time		SCK ₂	$V_{\rm CC}$ = 2.7 to 5.5 V	_	_	80	-		
Input transfer clock cycle timing	t _{scyc}	SCK ₁ , SCK ₂	V_{CC} = 2.7 to 5.5 V	1	_	—	¢	_	
Input transfer clock pulse width (high)	t _{SCKH}	SCK ₁ , SCK ₂	V_{CC} = 2.7 to 5.5 V	0.4	_		t _{scyc}	_	

RENESAS

Table 14-10 Serial Interface Timing (cont)

Conditions: Unless otherwise indicated, $V_{CC} = 4.0$ to 5.5 V, $V_{disp} = V_{CC} - 40$ to V_{CC} , $V_{SS} = 0.0$ V, Ta = -20 to $+75^{\circ}C$

	ApplicableRating		I		Reference			
Item	Symbol	Pins	Test Conditions	Min	Тур	Max	Unit	Diagram
Input transfer clock pulse width (low)	t _{SCKL}	SCK ₁ , SCK ₂	V_{CC} = 2.7 to 5.5 V	0.4	_	_	t _{scyc}	Figure 14-6
Input transfer	t _{SCKr}	SCK ₁ ,		_	_	60	ns	_
clock rise time		SCK ₂	V_{CC} = 2.7 to 5.5 V	_	_	80	-	
Input transfer	t _{SCKf}	SCK ₁ ,		_	_	60	ns	_
clock fall time		SCK ₂	V_{CC} = 2.7 to 5.5 V	_	_	80	_	
Serial output	t _{dSO}	SO ₁ , SO ₂		_	_	200	ns	_
data delay time			V_{CC} = 2.7 to 5.5 V	_	_	350	_	
Serial input data	t _{sSI}	SI ₁ , SI ₂		230	_	_	ns	_
setup time			V_{CC} = 2.7 to 5.5 V	470	_	_	-	
Serial input data	t _{hSI}	SI_1, SI_2		230	_	_	ns	_
hold time			V_{CC} = 2.7 to 5.5 V	470	_	_	-	
Transfer hold time	t _{SCK2}	SCK ₂	When pin SCK ₂ is input pin	0.2	—	40	μs	Figure 14-7
			When pin SCK ₂ is input pin $V_{CC} = 2.7$ to 5.5 V	0.4	_	40	_	
			When pin SCK ₂ is output pin $V_{CC} = 2.7$ to 5.5 V	_	_	1	t _{scyc}	_
Transfer end acknowledge time	t _{CS}	CS	V_{CC} = 2.7 to 5.5 V	3	—	4	φ	_



14.3.3 HD6433723, HD6433724, HD6433725, HD6433726, HD6433753, and HD6433754 A/D Converter Characteristics

Table 14-11 gives the HD6433723, HD6433724, HD6433725, HD6433726, HD6433753, and HD6433754 A/D converter characteristics.

Table 14-11 A/D Converter Characteristics (provisional values)

Conditions: Unless otherwise indicated, $V_{CC} = 4.0$ to 5.5 V, $V_{disp} = V_{CC} - 40$ to V_{CC} , $V_{SS} = 0.0$ V, Ta = -20 to +75°C

		Applicable			Rating			
Item	Symbol	Pins	Test Conditions	Min	Тур	Max	Unit	Notes
Analog supply voltage	AV _{CC}	AV _{CC}		V _{CC} -0.3	V _{CC}	V _{CC} +0.3	V	
Analog input voltage	AV _{IN}	AN_0 to AN_7		AV_{SS}	—	AV_{CC}	V	
Analog	AI _{CC}	AV_{CC}	$AV_{CC} = 5 V$	—	—	200	μA	
current	AI _{STOP}		Reset and power- down mode	—	_	10	μA	-
Analog input capacitance	C _{AIN}	AN_0 to AN_7		—	_	30	pF	
Allowable signal source impedance	R _{AIN}	AN ₀ to AN ₇		_	—	10	kΩ	
Resolution				—	_	8	Bit	
Absolute			$V_{CC} = AV_{CC} = 5 V$	_	_	±2.5	LSB	
precision			$V_{CC} = AV_{CC} =$ 4.0 to 5.5 V	_	±2.5	_		Reference value
Conversion time				31	15.5	14.8	μS	



14.4 Operational Timing

This section provides the following timing charts (figures 14-1 to 14-8).




Figure 14-1 System Clock Input Timing




Figure 14-2 RES Pin Pulse Width (low)




Figure 14-3 IRQ Pin Input Timing




Figure 14-4 **EVENT** Pin Minimum Pulse Width






Figure 14-5 UD Pin Minimum Change Width






Figure 14-6 SCI I/O Timing










Figure 14-8 Output Load Conditions




14.5 Differences in Electrical Characteristics between Mask ROM and ZTATTM Versions

Table 14-12 shows the difference in electrical characteristics between mask ROM and ZTATTM versions.

	Applicable		Applicable			Mask ROM Version				
Item	Symbol	Pins	Test Conditions	Min	Тур	Max	Min	Тур	Max	Unit
Operation range in subactive mode		V _{CC}		2.5	_	5.5	2.7	_	5.5	V
Input leakage current	I _{IL}	RES		—	—	1	—	—	40	μΑ
Input	C _{IN}	P16/EVENT		_	_	15	_	_	35	pF
capacitance		P17/V _{disp}		_	_	30	_	_	20	
		RES		_	_	15	_	_	70	
Power I _{OPE} dissipation	V _{CC}	$V_{CC} = 5 V,$ $f_{OSC} = 8 MHz$	—	15	—	_	17	_	mA	
when CPU operating in active mode	, ,		$V_{CC} = 5 V,$ $f_{OSC} = 4 MHz$	—	8	—	—	9	-	
			V _{CC} = 3 V, f _{OSC} = 4 MHz	—	5	—	—	6	_	
Power dissipation	I _{RES}	V _{CC}	V _{CC} = 5 V, f _{OSC} = 8 MHz		5	8	—	6	9	mA
during reset in active mode			V _{CC} = 5 V, f _{OSC} = 4 MHz	_	2.5	4	—	3	5	
			V _{CC} = 3 V, f _{OSC} = 4 MHz	—	1.3	—	—	1.5	—	
Power I _S dissipation in sleep mode	I _{SLEEP}	V _{CC}	V _{CC} = 5 V, f _{OSC} = 8 MHz	_	2	3	—	2.5	3.5	
			$V_{CC} = 5 V,$ $f_{OSC} = 4 MHz$		1	1.5	—	1.5	2	
			$V_{CC} = 3 V,$ $f_{OSC} = 4 MHz$	_	0.6	_	_	1	_	

RENESAS

Table 14-12 Differences in Electrical Characteristics between Mask ROM and ZTATTM Versions



		Applicable		Mask ROM Version		ZTAT [™] Version			_	
Item	Symbol	Pins	Test Conditions	Min	Тур	Max	Min	Тур	Max	Unit
Power dissipation	I _{SUB}	V _{CC}	V _{CC} = 2.5 V (no bypass capacitor)	_	5	20				μA
in subactive mode			V _{CC} = 2.5 V (47 µF bypass capacitor)	—	9	—				
			V _{CC} = 2.7 V (no bypass capacitor)				—	6	20	
			V _{CC} = 2.7 V (47 µF bypass capacitor)				_	11	_	
			V _{CC} = 5 V (no bypass capacitor)	—	13	—	—	16	—	
			V _{CC} = 5 V (47 μF bypass capacitor)	—	20	—	_	22	_	
Power dissipation	IWATCH	I _{WATCH} V _{CC}	V _{CC} = 2.5 V (no bypass capacitor)	_	2.2	5				
in watch mode			V _{CC} = 2.5 V (47 µF bypass capacitor)	—	2.8	_				
			V _{CC} = 2.7 V (no bypass capacitor)				-	3.2	6	μA
			V _{CC} = 2.7 V (47 µF bypass capacitor)				_	3.8	_	-
			V _{CC} = 5 V (no bypass capacitor)	_	6	—	_	10	-	-
			V _{CC} = 5 V (47 µF bypass capacitor)	_	8	—	_	12	_	-
Power dissipation in standby mode	I _{STBY}	V _{CC}		_	_	5	_	_	10	μA

RENESAS

Table 14-12 Differences in Electrical Characteristics between Mask ROM and ZTATTM Versions (cont)

Appendix A CPU Instruction Set

A.1 Instruction Set List

Operation Notation

Rd8/16	General register (destination) (8 or 16 bits)
Rs8/16	General register (source) (8 or 16 bits)
Rn8/16	General register (8 or 16 bits)
CCR	Condition code register
Ν	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#xx:3/8/16	Immediate data (3, 8, or 16 bits)
d:8/16	Displacement (8 or 16 bits)
@aa:8/16	Absolute address (8 or 16 bits)
+	Addition
	Subtraction
×	Multiplication
÷	Division
^	AND logical
V	OR logical
\oplus	Exclusive OR logical
\rightarrow	Move
_	Inverse logic

Condition Code Notation

Symbol

\$	Modified according to the instruction result
*	Not fixed (value not guaranteed)
0	Always cleared to 0
_	Not affected by the instruction execution result

RENESAS

A.2 Operation Code Map

Table A-1 is a map of the operation codes contained in the first byte of the instruction code (bits 15 to 8 of the first instruction word).

Some pairs of instructions have identical first bytes. These instructions are differentiated by the first bit of the second byte (bit 7 of the first instruction word).


Instruction when first bit of byte 2 (bit 7 of first instruction word) is 0.

Instruction when first bit of byte 2 (bit 7 of first instruction word) is 1.



LO H	0	-	7	ю	4	£	و	7	œ	თ	A	۵	U	۵	ш	ш
0	NOP	SLEEP	STC	LDC	ORC	XORC	ANDC	LDC	ADD	۵	INC	ADDS	MQ	MOV	ADDX	DAA
-	SHLL	SHLR	ROTXL	ROTXR	OR	XOR	AND	NOT	SUB	<u>ه</u>	DEC	SUBS	Ö	CMP	SUBX	DAS
2																
ю								NOM	2							
4	BRA	BRN	BHI	BLS	BCC	BCS	BNE	BEQ	BVC	BVS	BPL	BMI	BGE	ВLТ	BGT	BLE
5	MULXU	DIVXU			RTS	BSR	RTE				JMP				JSR	
9		10.10						BST BIST				MC	* NOM			
7	BSEI	IONA	BCLK	R R	BOR BIOR	100 \	XOR BAND BIXOR BIAND	BLD		NOM		EEPMOV	Bit	Bit manipulation instruction	on instructi	u
8								ADD	Q							
6								ADDX	ХС							
A								CMP	ЧL							
В								SUBX	ЗХ							
ပ								OR	ſŕ							
D								XOR	Я							
ш								AND	0							
Ŀ								MOV	2							
Note: * T	he PUSH ∉	and POP ins	structions a	Note: * The PUSH and POP instructions are identical in machine language to MOV instructions.	in machine	language t	o MOV inst	ructions.								

Table A-1 Operation Code Map



Renesas

A.3 Number of States Required for Execution

Table A-2 Instruction Set


			In				sing Ler	•		e/ oyte	s)							
	Operand Size		#xx:8/16		@Rn	@(d:16, Rn)	@-Rn/@Rn+	@aa:8/16	(d:8, PC)	@ aa		с	ond	ditio	on (Coc	le	of States
Mnemonic	õ	Operation	¥	Rn	0	0	0	0	0	0	Ι	I	Η	Ν	Ζ	۷	С	Š
MOV.B #xx:8, Rd	В	$#xx:8 \rightarrow Rd8$	2									—	—	¢	\$	0	_	2
MOV.B Rs, Rd	В	$Rs8 \rightarrow Rd8$		2								—	—	¢	\$	0	_	2
MOV.B @Rs, Rd	В	$@Rs16 \rightarrow Rd8$			2							—	—	€	↕	0	—	4
MOV.B @(d:16, Rs), Rd	В	$@(d:16, Rs16) \rightarrow Rd8$				4						—	—	\$	\$	0	_	6
MOV.B @Rs+, Rd	В	$@$ Rs16 \rightarrow Rd8 Rs16+1 \rightarrow Rs16					2							\$	↔	0	—	6
MOV.B @aa:8, Rd	В	$@aa:8 \rightarrow Rd8 \\$						2					—	\$	↕	0		4
MOV.B @aa:16, Rd	В	@aa:16 \rightarrow Rd8						4				—	—	\$	\$	0	_	6
MOV.B Rs, @Rd	В	$Rs8 \rightarrow @Rd16$			2							_		€	\$	0		4
MOV.B Rs, @(d:16, Rd)	В	$Rs8 \rightarrow @(d:16, Rd16)$				4						—	—	\$	\$	0		6
MOV.B Rs, @-Rd	В	$\begin{array}{l} \text{Rd16-1} \rightarrow \text{Rd16} \\ \text{Rs8} \rightarrow @\text{Rd16} \end{array}$					2							\$	€	0	_	6
MOV.B Rs, @aa:8	В	$Rs8 \rightarrow @aa:8$						2					_	\$	\$	0		4
MOV.B Rs, @aa:16	В	$Rs8 \rightarrow @aa:16$						4				—	—	¢	↕	0	_	6
MOV.W #xx:16, Rd	W	#xx:16 → Rd	4									—	—	\$	\$	0	_	4
MOV.W Rs, Rd	W	$Rs16 \rightarrow Rd16$		2								—	—	\$	\$	0	_	2
MOV.W @Rs, Rd	W	$@Rs16 \to Rd16$			2								—	↕	↕	0		4
MOV.W @(d:16, Rs), Rd	W	$@(\texttt{d:16}, \texttt{Rs16}) \rightarrow \texttt{Rd16}$				4						—	—	€	↕	0	_	6
MOV.W @Rs+, Rd	W	$@$ Rs16 \rightarrow Rd16 Rs16+2 \rightarrow Rs16					2							\$	↕	0	—	6
MOV.W @aa:16, Rd	W	$@aa:16 \rightarrow Rd16 \\$						4					—	↕	↕	0		6
MOV.W Rs, @Rd	W	$Rs16 \to @Rd16$			2								—	\$	↕	0		4
MOV.W Rs, @(d:16, Rd)	W	$Rs16 \to @(d:16, Rd16)$				4						—	—	€	€	0		6
MOV.W Rs, @—Rd	w	$\begin{array}{l} \text{Rd162} \rightarrow \text{Rd16} \\ \text{Rs16} \rightarrow @\text{Rd16} \end{array}$					2							\$	↔	0		6
MOV.W Rs, @aa:16	W	$Rs16 \rightarrow @aa:16$						4				_	_	\$	€	0	_	6
POP Rd	W	$\begin{array}{c} @SP \to Rd16 \\ SP+2 \to SP \end{array}$					2					_		\$	↔	0		6
PUSH Rs	W	$\begin{array}{l} SP-2 \to SP \\ Rs16 \to @SP \end{array}$					2							¢	€	0		6



 Table A-2
 Instruction Set (cont)

			In			res: on				e/ yte	s)							
Mnemonic	Operand Size	Operation	#xx:8/16	Rn	@Rn	@(d:16, Rn)	@-Rn/@Rn+	@aa:8/16	@(d:8, PC)	@ @ aa	I	C	ond	ditio N			le C	No. of States
EEPMOV		if R4L \neq 0 then Repeat @R5 \rightarrow @R6 R5+1 \rightarrow R5 R6+1 \rightarrow R6 R4L-1 \rightarrow R4L Until R4L=0 else next									4							4
ADD.B #xx:8, Rd	В	$Rd8+#xx:8 \rightarrow Rd8$	2										\$	\$	\$	\$	\$	2
ADD.B Rs, Rd	В	$Rd8+Rs8 \rightarrow Rd8$		2									\$	\$	\$	\$	€	2
ADD.W Rs, Rd	W	$Rd16\text{+}Rs16 \rightarrow Rd16$		2								—	1	↕	\$	\$	\$	2
ADDX.B #xx:8, Rd	В	$Rd8\text{+}\#xx:8\ \text{+}C \to Rd8$	2										\$	\$	2	\$	\$	2
ADDX.B Rs, Rd	в	$Rd8\text{+}Rs8\text{+}C\rightarrowRd8$		2								—	\$	\$	2	\$	\$	2
ADDS.W #1, Rd	w	$Rd16+1 \rightarrow Rd16$		2								—	—	—	—	—		2
ADDS.W #2, Rd	W	$Rd16+2 \rightarrow Rd16$		2									—	—	—	—	_	2
INC.B Rd	В	$Rd8+1 \rightarrow Rd8$		2								—	—	\$	\$	\$	_	2
DAA.B Rd	В	Rd8 decimal adjust \rightarrow Rd8		2								—	*	↕	\$	*	3	2
SUB.B Rs, Rd	в	$Rd8\text{-}Rs8\toRd8$		2								_	\$	\$	\$	\$	€	2
SUB.W Rs, Rd	W	$Rd16Rs16 \rightarrow Rd16$		2								—	1	\$	\$	\$	\$	2
SUBX.B #xx:8, Rd	В	$Rd8\text{-}\#xx:8\text{-}C\toRd8$	2										\$	€	2	\$	¢	2
SUBX.B Rs, Rd	В	$Rd8\text{-}Rs8\text{-}C\toRd8$		2									\$	↕	2	\$	€	2
SUBS.W #1, Rd	w	$Rd16-1 \rightarrow Rd16$		2								—	—	_	—	_		2
SUBS.W #2, Rd	W	$Rd16-2 \rightarrow Rd16$		2								_	—		—	—		2
DEC.B Rd	В	$Rd8-1 \rightarrow Rd8$		2								—	—	\$	\$	\$		2
DAS.B Rd	в	Rd8 decimal adjust \rightarrow Rd8		2									*	\$	\$	*		2
NEG.B Rd	в	$0-Rd \rightarrow Rd$		2									\$	\$	\$	\$	\$	2
CMP.B #xx:8, Rd	в	Rd8–#xx:8	2									—	\$	\$	\$	\$	\$	2
CMP.B Rs, Rd	в	Rd8–Rs8		2								_	\$	\$	\$	\$	\$	2
CMP.W Rs, Rd	W	Rd16–Rs16		2								_	1	€	\$	\$	€	2

RENESAS




			In				sin Lei			e/ oyte:	s)							
	Operand Size		#xx:8/16		@Rn	@(d:16, Rn)	@-Rn/@Rn+	@aa:8/16	@(d:8, PC)	@ aa		с	one	litic	on (Coc	le	. of States
Mnemonic		Operation	¥	R	0	0	ø	0	0	0	I	I	н	Ν	Z	۷	С	°.
MULXU.B Rs, Rd	В	$Rd8 \times Rs8 \rightarrow Rd16$		2								—	_	_	_	_	—	14
DIVXU.B Rs, Rd	В	Rd16÷Rs8 → Rd16 (RdH: remainder, RdL: quotient)		2								_		5	6		_	14
AND.B #xx:8, Rd	В	$Rd8 \land \#xx: 8 \rightarrow Rd8$	2									—	_	\$	↕	0	—	2
AND.B Rs, Rd	В	$Rd8 {\scriptscriptstyle \wedge} Rs8 \rightarrow Rd8$		2								—	—	\$	¢	0	—	2
OR.B #xx:8, Rd	В	$Rd8 \lor \#xx: 8 \rightarrow Rd8$	2									—	—	\$	¢	0	—	2
OR.B Rs, Rd	В	$Rd8{\scriptstyle \lor}Rs8 \rightarrow Rd8$		2								_	_	\$	¢	0	—	2
XOR.B #xx:8, Rd	В	$Rd8{\oplus} \texttt{\#xx:8} \rightarrow Rd8$	2									—		\$	↕	0	—	2
XOR.B Rs, Rd	в	$Rd8{\oplus}Rs8 \to Rd8$		2								—		↕	↕	0	—	2
NOT.B Rd	в	$\overline{Rd}\toRd$		2								—		\$	€	0	—	2
SHAL.B Rd	В			2										€	\$	\$	\$	2
SHAR.B Rd	В			2										↔	\$	0	\$	2
SHLL.B Rd	В			2										\leftrightarrow	\$	0	\$	2
SHLR.B Rd	В	$0 \rightarrow \boxed[b_7 b_0] \rightarrow C$		2										0	\$	0	\$	2
ROTXL.B Rd	В			2										\leftrightarrow	\$	0	\$	2
ROTXR.B Rd	В	b ₇ b ₀ C		2										↔	\$	0	\$	2



 Table A-2
 Instruction Set (cont)

			In				sing Ler			e/ oyte:	s)							
	Operand Size		#xx:8/16		@Rn	d:16, Rn)	@-Rn/@Rn+	@aa:8/16	@(d:8, PC)	@aa		С	ond	ditio	on (Coc	le	of States
Mnemonic	d	Operation	XX#	Rn	@	0	8	a	0	0	Ι	I	н	Ν	z	v	С	°.
ROTL.B Rd	В			2										\$	\$	0	↓	2
ROTR.B Rd	В	▶		2										€	€	0	€	2
BSET #xx:3, Rd	в	(#xx:3 of Rd8) ← 1		2								_	_	_	_	_	_	2
BSET #xx:3, @Rd	в	(#xx:3 of @Rd16) ← 1			4							_	—	_	_	_	_	8
BSET #xx:3, @aa:8	в	(#xx:3 of @aa:8) ← 1						4				—	—	_	_	—	_	8
BSET Rn, Rd	в	(Rn8 of Rd8) ← 1		2								_	—			_	—	2
BSET Rn, @Rd	в	(Rn8 of @Rd16) ← 1			4							—	—	_	_	—	—	8
BSET Rn, @aa:8	в	(Rn8 of @aa:8) ← 1						4				—	—	—	—	—	—	8
BCLR #xx:3, Rd	в	(#xx:3 of Rd8) ← 0		2								_	—	_	_	_	—	2
BCLR #xx:3, @Rd	в	(#xx:3 of @Rd16) ← 0			4							—	—	_	_	_	—	8
BCLR #xx:3, @aa:8	в	(#xx:3 of @aa:8) ← 0						4				_	—	_	_	_	—	8
BCLR Rn, Rd	В	(Rn8 of Rd8) \leftarrow 0		2								_	_			_	_	2
BCLR Rn, @Rd	В	(Rn8 of @Rd16) \leftarrow 0			4							—	—	—	—	—	—	8
BCLR Rn, @aa:8	В	(Rn8 of @aa:8) \leftarrow 0						4				—	—	—	—	—	—	8
BNOT #xx:3, Rd	В	(#xx:3 of Rd8) ← (#xx:3 of Rd8)		2								_		—	—	_		2
BNOT #xx:3, @Rd	В	(#xx:3 of @Rd16) ← (#xx:3 of @Rd16)			4									—	—			8
BNOT #xx:3, @aa:8	В	(#xx:3 of @aa:8) ← (#xx:3 of @aa:8)						4					—	—	_		—	8
BNOT Rn, Rd	В	(Rn8 of Rd8) ← (Rn8 of Rd8)		2								_	—				_	2
BNOT Rn, @Rd	В	(Rn8 of @Rd16) ← (Rn8 of @Rd16)			4								—				_	8
BNOT Rn, @aa:8	В	(Rn8 of @aa:8) ← (Rn8 of @aa:8)						4					_	_	_			8



RENESAS

 Table A-2
 Instruction Set (cont)

			In				sin Lei	•		e/ oyte	s)							
	Operand Size		#xx:8/16	-	@Rn	@(d:16, Rn)	@-Rn/@Rn+	@aa:8/16	(d:8, PC)	@ aa			one					o. of States
Mnemonic		Operation	ŧ	Rn	0	8	0	0	0	0	I	I	н	Ν	Z	V	С	No
BTST #xx:3, Rd	В	$(\#xx:3 \text{ of } Rd8) \rightarrow Z$		2								_	_	_	\$		F	2
BTST #xx:3, @Rd	B	$(\#xx:3 \text{ of } @Rd16) \rightarrow Z$			4							—	—	_	\$		F	6
BTST #xx:3, @aa:8	В	$(\#xx:3 \text{ of } @aa:8) \rightarrow Z$						4							\$		_	6
BTST Rn, Rd	В	$(Rn8 of Rd8) \rightarrow Z$		2								—	—	_	\$	—	F	2
BTST Rn, @Rd	В	(Rn8 of @Rd16) \rightarrow Z			4							—	—	-	\$	—	<u> </u>	6
BTST Rn, @aa:8	В	(Rn8 of @aa:8) \rightarrow Z						4				—	—	_	\$	—	L	6
BLD #xx:3, Rd	В	(#xx:3 of Rd8) \rightarrow C		2								—	—	_	—	—	\$	2
BLD #xx:3, @Rd	В	(#xx:3 of @Rd16) \rightarrow C			4							—	—	—	—	—	¢	6
BLD #xx:3, @aa:8	В	(#xx:3 of @aa:8) \rightarrow C						4				—	—	_	—	—	\$	6
BILD #xx:3, Rd	В	$(\overline{\#xx:3 \text{ of } Rd8}) \to C$		2								—	—	_	—	—	\$	2
BILD #xx:3, @Rd	В	$(\overline{\#xx:3 \text{ of } @Rd16}) \rightarrow C$			4							—	—	—	—	—	\$	6
BILD #xx:3, @aa:8	В	$(\overline{\#xx:3 \text{ of } @aa:8}) \rightarrow C$						4				—	—	_	—	—	\$	6
BST #xx:3, Rd	В	$C \rightarrow$ (#xx:3 of Rd8)		2								_	_	_	—	—	_	2
BST #xx:3, @Rd	В	$C \rightarrow (\#xx:3 \text{ of } @Rd16)$			4							—	—	—	—	—	_	8
BST #xx:3, @aa:8	В	$C \rightarrow (\#xx:3 \text{ of } @aa:8)$						4				—	—	_	—	—	_	8
BIST #xx:3, Rd	В	$\overline{C} \rightarrow$ (#xx:3 of Rd8)		2								—	—	—	—	—	—	2
BIST #xx:3, @Rd	В	$\overline{C} \rightarrow$ (#xx:3 of @Rd16)			4							—	—		—		—	8
BIST #xx:3, @aa:8	В	$\overline{C} \rightarrow$ (#xx:3 of @aa:8)						4						_			_	8
BAND #xx:3, Rd	в	$C \land (\#xx:3 \text{ of } Rd8) \rightarrow C$		2								_	_	_	_	—	\$	2
BAND #xx:3, @Rd	В	$C {\scriptstyle \land} (\#xx:3 \text{ of } @Rd16) \rightarrow C$			4							_	_	_	_		\$	6
BAND #xx:3, @aa:8	В	$C_{\wedge}(\#xx:3 \text{ of } @aa:8) \rightarrow C$						4						_			€	6
BIAND #xx:3, Rd	в	$C \land (\overline{\#xx:3 \text{ of } Rd8}) \rightarrow C$		2								_	_	_			\$	2
BIAND #xx:3, @Rd	в	$C_{\wedge}(\overline{\#xx:3 \text{ of } @Rd16}) \rightarrow C$			4							_	_	_			\$	6
BIAND #xx:3, @aa:8	в	$C_{\wedge}(\overline{\#xx:3 \text{ of } @aa:8}) \rightarrow C$						4				_	_	_	_		\$	6
BOR #xx:3, Rd	в	C∨(#xx:3 of Rd8) → C		2													\$	2
BOR #xx:3, @Rd	в	C∨(#xx:3 of @Rd16) → C			4							_	_	_	_	_	€	6
BOR #xx:3, @aa:8	в	C∨(#xx:3 of @aa:8) → C						4				_	_	_			€	6
BIOR #xx:3, Rd	в	$C_{\vee}(\overline{\#xx:3 \text{ of } Rd8}) \rightarrow C$		2								_	_	_	_	_	\$	2
BIOR #xx:3, @Rd	в	$C_{\vee}(\overline{\#xx:3 \text{ of } @Rd16}) \rightarrow C$			4		1					_	_	_	_	_	\$	6



 Table A-2
 Instruction Set (cont)

				In				sing Ler				s)							
	Operand Size		Branching	#xx:8/16		Ľ	@(d:16, Rn)	@-Rn/@Rn+	@aa:8/16	(d:8, PC)	@aa		С	ond	ditio	on (Coc	le	of States
Mnemonic	d	Operation	Condition	XX#	Rn	@Rn	0	8	@ 9	0 0	0	Ι	I	н	Ν	z	v	С	No.
BIOR #xx:3, @aa:8	В	C∨(#xx:3 of	$(@aa:8) \rightarrow C$						4				—	—	_	—	—	\$	6
BXOR #xx:3, Rd	В	C⊕(#xx:3 o	f Rd8) \rightarrow C		2								—	—	_	—	—	\$	2
BXOR #xx:3, @Rd	В	C⊕(#xx:3 o	f @Rd16) \rightarrow C			4								—	_			\$	6
BXOR #xx:3, @aa:8	В	C⊕(#xx:3 o	f @aa:8) \rightarrow C						4						—			\$	6
BIXOR #xx:3, Rd	В	C⊕(#xx:3 o	$f Rd8) \rightarrow C$		2								—			—	—	\$	2
BIXOR #xx:3, @Rd	В	C⊕(#xx:3 o	$f @Rd16) \rightarrow C$			4							—	—	_	—	—	\$	6
BIXOR #xx:3, @aa:8	В	C⊕(#xx:3 o	f @aa: $\overline{8}$) \rightarrow C						4				—	—	—	—	—	\$	6
BRA d:8 (BT d:8)	—	$PC \leftarrow PC + c$	d:8							2			—	—	_	—	—	_	4
BRN d:8 (BF d:8)	—	$PC \leftarrow PC + 2PC$	2							2			—	—	_	—	—	_	4
BHI d:8	_	lf	$C \lor Z = 0$							2			—	—	—	—	—	_	4
BLS d:8	_	condition is true	C ∨ Z = 1							2								—	4
BCC d:8 (BHS d:8)	_	then	C = 0							2			—	—	_	—	—	—	4
BCS d:8 (BLO d:8)	_	PC ←	C = 1							2			—	—	—	—	—	_	4
BNE d:8	_	PC+d:8 else next;	Z = 0							2			—	—		—	—	—	4
BEQ d:8	—	0.00 110/11,	Z = 1							2			—	—	—	—	—	_	4
BVC d:8	_		V = 0							2			—	—	—	—	—	_	4
BVS d:8	_		V = 1							2			—	—		—	—	—	4
BPL d:8	_		N = 0							2					_			—	4
BMI d:8	_		N = 1							2			—	—	_	—	—	_	4
BGE d:8	—		N⊕V = 0							2			—	—	—	—	—	_	4
BLT d:8	—		N⊕V = 1							2			—	—	_	—	—	_	4
BGT d:8	_		$Z \lor (N \oplus V) = 0$							2			—	—	_	—	—	_	4
BLE d:8	_		$Z \lor (N \oplus V) = 1$							2			—		_	—	—	—	4
JMP @Rn	_	$PC \leftarrow Rn16$	3			2							—	—	_	—	—	_	4
JMP @aa:16	_	$PC \leftarrow aa:16$	6						4				_	_	_	_	_	_	6
JMP @@aa:8	_	$PC \leftarrow @aa$:8								2		_	_	_	_	_	_	8
BSR d:8	_	$\begin{array}{c} SP-2 \rightarrow SF \\ PC \rightarrow @SF \\ PC \leftarrow PC+c \end{array}$	•							2				_	_				6



 Table A-2
 Instruction Set (cont)

			In				sino Ler				s)							
	Operand Size		#xx:8/16		Ľ	@(d:16, Rn)	@-Rn/@Rn+	@ aa:8/16	@(d:8, PC)	@ aa		С	ond	ditio	on (Coc	le	of States
Mnemonic	ő	Operation	X ¥	Rn	@Rn	0	8	a	0	0	Ι	T	н	Ν	z	۷	С	Р
JSR @Rn	_	$\begin{array}{l} SP-2 \to SP \\ PC \to @ SP \\ PC \leftarrow Rn16 \end{array}$			2													6
JSR @aa:16	_	$SP-2 \rightarrow SP$ PC $\rightarrow @SP$ PC \leftarrow aa:16						4					_				_	8
JSR @@aa:8		$\begin{array}{c} SP-2 \to SP \\ PC \to @ SP \\ PC \leftarrow @ aa:8 \end{array}$								2			_					8
RTS	-	$\begin{array}{l} PC \leftarrow @SP \\ SP+2 \rightarrow SP \end{array}$									2							8
RTE		$\begin{array}{l} CCR \leftarrow @SP \\ SP+2 \rightarrow SP \\ PC \leftarrow @SP \\ SP+2 \rightarrow SP \end{array}$									2	\leftrightarrow	\$	\leftrightarrow	\$	\leftrightarrow	\$	10
SLEEP	_	Transit to sleep mode.									2	_	—	_		_		2
LDC #xx:8, CCR	в	#xx:8 → CCR	2									\$	\$	\$	\$	\$	€	2
LDC Rs, CCR	В	$Rs8 \rightarrow CCR$		2								↕	\$	↕	\$	€	\$	2
STC CCR, Rd	В	$CCR \rightarrow Rd8$		2									—		—		—	2
ANDC #xx:8, CCR	В	$CCR {\scriptstyle \land} \#xx: 8 \to CCR$	2									\$	\$	\$	\$	\$	\$	2
ORC #xx:8, CCR	В	$CCR \lor \#xx:8 \rightarrow CCR$	2									↕	\$	↕	\$	\$	\$	2
XORC #xx:8, CCR	В	$CCR \oplus \#xx: 8 \to CCR$	2									↕	¢	↕	€	↕	€	2
NOP	-	$PC \gets PC+2$									2	—	—	—	—	—	—	2

Notes: ① Set to 1 when there is a carry or borrow from bit 11; otherwise cleared to 0.

② If the result is zero, the previous value of the flag is retained; otherwise the flag is cleared to 0.

③ Set to 1 if decimal adjustment produces a carry; otherwise cleared to 0.

The number of states required for execution is 4n+9 (n = value of R4L).

 $\ensuremath{\textcircled{}}$ Set to 1 if the divisor is negative; otherwise cleared to 0.

6 Set to 1 if the divisor is zero; otherwise cleared to 0.



Appendix B I/O Register Field

B.1 I/O Register Fields (1)

Addr. (Last	Register				Bit Na	mes				Module
•	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Name
H'A0	STAR	_	_	_	STA4	STA3	STA2	STA1	STA0	SCI2
H'A1	EDAR	_	_	_	EDA4	EDA3	EDA2	EDA1	EDA0	
H'A2	SCR2	_	_	_	I/O	GAP2	GAP1	PS1	PS0	
H'A3	STSR	_	_	_	SO2 LAST BIT	OVR	WТ	GIT	STF	
H'A4 to H'AF	_				Not used	b				_
H'B0	SMR1	_	SMR16	SMR15	SMR14	SMR13	SMR12	SMR11	SMR10	SCI1
H'B1	SDRU1	SDRU17	SDRU16	SDRU15	SDRU14	SDRU13	SDRU12	SDRU11	SDRU10	
H'B2	SDRL1	SDRL17	SDRL16	SDRL15	SDRL14	SDRL13	SDRL12	SDRL11	SDRL10	
H'B3	SPR1	SO1 LAST BIT	_	_	—	_	_	_	_	
H'B4	_	_	_	_	_	_	_	_		—
H'B5	_	_	_	_	_	_	_	_		
H'B6		_	_	_	_	_	_	_		
H'B7	_	_	_	_	_	_	_	_	_	
H'B8	_	_	_	_	_	_	_	_	_	
H'B9	VFSR	VFLAG	KSE	_	SR4	SR3	SR2	SR1	SR0	VFD
H'BA	VFDR	FLMO	DM2	DM1	DM0	DR3	DR2	DR1	DR0	con- troller/
H'BB	DBR	VFDE	DISP	_	_	DBR3	DBR2	DBR1	DBR0	driver
H'BC	AMR	AMR7	_	_	_	_	AMR2	AMR1	AMR0	A/D
H'BD	ADRR	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	con- verter
H'BE	ADSR	ADSF	_	_	_	_	_	_		
H'BF	_	_	_	_	_	_	_	_	_	

RENESAS

Notation: SCI1: Serial communication interface 1 SCI2: Serial communication interface 2

Addr. (Last	Register				Bit Na	mes				Module
•	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Name
H'C0	ТМА	_	_	_	_	TMA3	TMA2	TMA1	TMA0	Timer A
H'C1	TCA	TCA7	TCA6	TCA5	TCA4	TCA3	TCA2	TCA1	TCA0	
H'C2	TMB	TMB7	_	_	_	_	TMB2	TMB1	TMB0	Timer B
H'C3	TLB/TCB	TLB7/ TCB7	TLB6/ TCB6	TLB5/ TCB5	TLB4/ TCB4	TLB3/ TCB3	TLB2/ TCB2	TLB1/ TCB1	TLB0/ TCB0	
H'C4	TMC	TMC7	TMC6	TMC5	_	_	TMC2	TMC1	TMC0	Timer C
H'C5	TLC/TCC	TLC7/ TCC7	TLC6/ TCC6	TLC5/ TCC5	TLC4/ TCC4	TLC3/ TCC3	TLC2/ TCC2	TLC1/ TCC1	TLC0/ TCC0	
H'C6	TMD	CLR	_	_	_	_	_	_	EDG	Timer D
H'C7	TCD	TCD7	TCD6	TCD5	TCD4	TCD3	TCD2	TCD1	TCD0	
H'C8	TME	TME7	_	_	_	_	TME2	TME1	TME0	Timer E
H'C9	TLE/TCE	TLE7/ TCE7	TLE6/ TCE6	TLE5/ TCE5	TLE4/ TCE4	TLE3/ TCE3	TLE2/ TCE2	TLE1/ TCE1	TLE0/ TCE0	
H'CA	_	—	_	_	_	_	_	_	_	
H'CB	—	—	—	—	—	—	—	—	_	
H'CC	PWCR	_	—	—	—	—	—	—	PWCR0	14-bit
H'CD	PWDRU	_	_	PWDRU5	PWDRU4	PWDRU3	PWDRU2	PWDRU1	PWDRU0	PWM
H'CE	PWDRL	PWDRL7	PWDRL6	PWDRL5	PWDRL4	PWDRL3	PWDRL2	PWDRL1	PWDRL0	
H'CF	_	_	_	_	_	_	_	_	_	
H'D0	PDR0	PDR07	PDR0 ₆	PDR0 ₅	PDR0 ₄	PDR0 ₃	PDR0 ₂	PDR0 ₁	PDR00	I/O
H'D1	PDR1	_	_	$PDR1_5$	PDR1 ₄	PDR1 ₃	PDR1 ₂	PDR1 ₁	PDR1 ₀	ports
H'D2	_	_	_	—	_	_	_	_	_	
H'D3	PDR3	—	—	—	—	PDR3 ₃	PDR3 ₂	PDR3 ₁	PDR30	
H'D4	PDR4	PDR47	PDR4 ₆	PDR4 ₅	PDR4 ₄	PDR4 ₃	PDR4 ₂	PDR4 ₁	PDR4 ₀	
H'D5	PDR5	PDR57	PDR5 ₆	$PDR5_5$	PDR5 ₄	PDR5 ₃	PDR5 ₂	PDR5 ₁	PDR50	
H'D6	PDR6	PDR67	PDR6 ₆	PDR6 ₅	PDR6 ₄	PDR6 ₃	PDR6 ₂	PDR6 ₁	PDR6 ₀	
H'D7	PDR7	PDR77	PDR7 ₆	PDR7 ₅	PDR7 ₄	PDR73	PDR7 ₂	PDR7 ₁	PDR70	
H'D8	PDR8	PDR87	PDR8 ₆	PDR8 ₅	PDR8 ₄	PDR8 ₃	PDR8 ₂	PDR8 ₁	PDR8 ₀	
H'D9	PDR9	PDR97	PDR9 ₆	PDR9 ₅	PDR9 ₄	PDR9 ₃	PDR9 ₂	PDR9 ₁	PDR9 ₀	
H'DA	PDRA	—	—	—	—	—	—	PDRA ₁	PDRA ₀	
H'DB	_	_	_	_	_	_	_	_		
H'DC	_		—		_	_	_	—		
H'DD	_	_	—	—	_	—	_	—	_	
H'DE	_							_		
H'DF	_	_	_	_	_	_	_	_		

B.1 I/O Register Fields (1) (cont)

Rev. 3.00, 12/94, page 282 of 334




Addr. (Last	Register				Bit Na	imes				Module
•	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Name
H'E0	_	_	_	_	_	_	_	_	_	I/O
H'E1	PCR1	_	_	PCR1 ₅	PCR1 ₄	PCR1 ₃	PCR1 ₂	PCR1 ₁	PCR1 ₀	ports
H'E2	—	—	—	—	—	—	—	—	_	
H'E3		—	—	—	—	—	—	—	—	
H'E4		—	—	—	—	—	—	—		
H'E5	_	_	_	_	_	_	_	_	_	
H'E6	_	_								
H'E7	_	_	_	_	_	_	_	_	_	
H'E8	PCR8	PCR87	PCR8 ₆	PCR8 ₅	PCR8 ₄	PCR8 ₃	PCR8 ₂	PCR8 ₁	PCR8 ₀	
H'E9	PCR9	PCR97	PCR9 ₆	PCR9 ₅	PCR9 ₄	PCR9 ₃	PCR9 ₂	PCR9 ₁	PCR9 ₀	
H'EA	PCRA	_	_	_	_	_	_	PCRA ₁	PCRA ₀	
H'EB	PMR1	NOISE CANCEL	EVENT	IRQC5	IRQC4	IRQC3	IRQC2	IRQC1	IRQC0	
H'EC	PMR2	UP/ DOWN	SO2	SI2	SCK2	SO1	SI1	SCK1	PWM	
H'ED	PMR3	_	SO2 PMOS	CS	_	SO1 PMOS	_	_	_	
H'EE	PMR4	TEO	TEO ON	FREQ	VRFR	_	_	_	_	
H'EF	PMR0	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	
H'F0	SYSCR1	SSBY	STS2	STS1	STS0	LSON	—	_	_	System
H'F1	SYSCR2	_	_		_	DTON	_			control
H'F2	IEGR	_	—	_	IEG4	—	_	IEG1	IEG0	
H'F3	IENR1	_	_	IEN5	IEN4	IEN3	IEN2	IEN1	IEN0	
H'F4	IENR2	_	_	IENDT	IENTE	IENTD	IENTC	IENTB	IENTA	
H'F5	IENR3	IENAD	IENKS	_	_	_	_	IENS2	IENS1	
H'F6	IRR1	_	_	IRRI5	IRRI4	IRRI3	IRRI2	IRRI1	IRRI0	
H'F7	IRR2	_	_	IRRDT	IRRTE	IRRTD	IRRTC	IRRTB	IRRTA	
H'F8	IRR3	IRRAD	IRRKS	_	_	_	_	IRRS2	IRRS1	
H'F9		_	_	—	_	_	_	—	_	
H'FA	_	_	_	—	_	—	—	—	_	
H'FB		_	_	_	_	_	_	_		
H'FC		—	—	—	—	—	—	—	_	
H'FD	_	_	_	_	_	_	_	_	_	
H'FE	_	_	_	_	_	_	_			
H'FF	_	_	_	_	_	_	_	_	_	

B.1 I/O Register Fields (1) (cont)



B.2 I/O Register Fields (2)

Register fields are explained on the following pages in the format below.



Rev. 3.00, 12/94, page 284 of 334




STAR—Start Address Register



7	6	5	4	3	2	1	0	
_	_		STA4	STA3	STA2	STA1	STA0	
1	1	1	0	0	0	0	0	
_	_	_	R/W	R/W	R/W	R/W	R/W	
- - STA4 STA3 STA2 STA1 STA0 itial value 1 1 1 0 0 0 0 0							CI2	
al value $ -$ STA4 STA3 STA2 STA1 STA0 al value 1 1 1 0 0 0 0 0 d/Write $ RW$ RW R/W						_		
_	—	—	EDA4	EDA3	EDA2	EDA1	EDA0	
1	1	1	0	0	0	0	0	
—	_	—	R/W	R/W	R/W	R/W	R/W	
- - STA4 STA3 STA2 STA1 STA0 alue 1 1 1 0 0 0 0 0 //rite - - - R/W R/W R/W R/W R/W Designates transfer starting address in address space H'FF80 to H'FF9F. - - - 0 0 0 0 0								
							CI2	
- - STA4 STA3 STA2 STA1 STA0 Aralue 1 1 1 0 0 0 0 0 Nrite - - - R/W R/W R/W R/W R/W Designates transfer starting address in address space H'FF80 to H'FF9F. - - - 0 0 0 0 RAL 7 6 5 4 3 2 1 0 0 0 0 0 0 Value 1 1 1 0						_		
- - STA4 STA3 STA2 STA1 STA0 Nrite 1 1 1 0 0 0 0 0 Nrite - - - R/W R/W R/W R/W R/W R/W Designates transfer starting address in address space H'FF80 to H'FF9F. - - - 0 0 0 0 R—End Address Register H'A1 St St - 0 0 0 0 0 ralue 1 1 1 0 0 0 0 0 0 ralue 1 1 1 0 0 0 0 0 ralue 1 1 1 0 0 0 0 0 Nrite - - - R/W R/W R/W R/W R/W Designates transfer end address in address space H'FF80 to H'FF9F. - - - - - - - - - - - - - -					_			
- - STA4 STA3 STA2 STA1 STA3 alue 1 1 1 0 0 0 0 0 - - - R/W R/W				R/W				
0 Recei	ve mode	Select —		0 0 No 0 1 1-c 1 0 2-c 1 1 8-c Transfer 0 0 \$\phi/2 1 0 \$\phi/2	gap insert lock gap ir lock gap ir lock gap ir Clock Sel 2, SCK ₂ is 4, SCK ₂ is 3, SCK ₂ is	nsertion nsertion nsertion ect output pir output pir output pir	า า	
	 1 Address I 7 1 1 1 1 Transmit/ 0 Recei	— — 1 1 — — 7 6 — — 1 1 — — 1 1 — — 1 1 — — 1 1 — — 1 1 — — 1 1 — — 1 1 — — Transmit/Receive S 0 Receive mode		- - STA4 1 1 1 0 - - R/W Desin a Address Register 7 6 5 4 - - EDA4 1 1 0 - - - EDA4 1 1 0 - - - R/W D D in Address Register 7 6 5 4 - - - R/W D D I Control Register 7 6 5 4 - - - I/O 1 1 1 0 - - - R/W Transmit/Receive Select 0 Receive mode 0 Receive mode 1	- - STA4 STA3 1 1 1 0 0 - - - R/W R/W Designates train address space H 7 6 5 4 3 - - - EDA4 EDA3 1 1 1 0 0 - - - EDA4 EDA3 1 1 1 0 0 - - - R/W R/W Designates in address s in address s s al Control Register H H 7 7 6 5 4 3 - - - I/O GAP2 1 1 0 0 - - - I/O GAP2 - 1 1 1 0 0 - - - R/W R/W Transmit/Receive Select Gap Inse 0 0 1 1	- - STA4 STA3 STA2 1 1 1 0 0 0 - - - R/W R/W R/W Designates transfer star in address space H'FF8 Address Register H'A1 7 6 5 4 3 2 - - - EDA4 EDA3 EDA2 1 1 1 0 0 0 - - - EDA4 EDA3 EDA2 1 1 1 0 0 0 - - - R/W R/W R/W Designates transfer er in address space H'FF8 dl Control Register H'A2 7 6 5 4 3 2 - - I/O GAP2 GAP1 1 1 1 0 0 0 - - R/W R/W R/W R/W Transmit/Receive Select Gap Insertion Gap Insertion <td>− − STA4 STA3 STA2 STA1 1 1 1 0 0 0 0 − − − R/W R/W R/W R/W Designates transfer starting addres in address space H'FF80 to H'FF8 Address Register H'A1 7 6 5 4 3 2 1 − − − EDA4 EDA3 EDA2 EDA1 1 1 1 0 0 0 0 − − − R/W R/W R/W R/W Designates transfer end address in address space H'FF80 to H'F I I I Designates transfer end address in address space H'FF80 to H'F al Control Register H'A2 I</td> <td>− − STA4 STA3 STA2 STA1 STA0 1 1 1 0 0 0 0 0 0 0 − − − R/W R/W</td>	− − STA4 STA3 STA2 STA1 1 1 1 0 0 0 0 − − − R/W R/W R/W R/W Designates transfer starting addres in address space H'FF80 to H'FF8 Address Register H'A1 7 6 5 4 3 2 1 − − − EDA4 EDA3 EDA2 EDA1 1 1 1 0 0 0 0 − − − R/W R/W R/W R/W Designates transfer end address in address space H'FF80 to H'F I I I Designates transfer end address in address space H'FF80 to H'F al Control Register H'A2 I	− − STA4 STA3 STA2 STA1 STA0 1 1 1 0 0 0 0 0 0 0 − − − R/W R/W



Rev. 3.00, 12/94, page 285 of 334



- Notes: 1. Cleared to 0 by a write access to STSR.
 - 2. Not fixed



SMR1—Serial Mode Register 1

Bit			7	6	5	2	1			3		2	1	0		
				SMR16	SMR15	SMI	R1	4	S	MF	R13	SMR12	SMR11	SMR10		
Initia	al va	lue	1	0	0	()		0			0	0	0		
Rea	Read/Write — W W			W	V	V		W W			W	W	W			
0	Operation Mode Select				Cl	ocl	k S	ele	ect -							
0	0	0	Clock conti	nuous out	put mode		0	0	0	0	¢/1	¢/1024, SCK₁ is output pin				
	No	t 00	8-bit transfe					1	¢/2	56, SCK ₁ i	s output pi	n				
1	0	0	Clock conti				1	0	¢/6	4, SCK ₁ is	output pin					
	No	t 00	16-bit trans	16-bit transfer mode						1	¢/3	2, SCK ₁ is	output pin			
							1	0	0	$\phi/16$, SCK ₁ is output pin						
										1	¢/8	, SCK ₁ is c	output pin			
								1	1	0	¢/4	, SCK ₁ is c	SCK ₁ is output pin			
									1	¢/2	, SCK ₁ is c	output pin				
							1	0	0	0	Not	used				
										1	Not	used				
									1	0	Not	used				
										1	Not	used				
								1	0	0	Not	used				
										1	Not	used				
									1	0	Not	used				
										1	Ext	ernal clock	k, SCK ₁ is	input pin		

SDRU1—Ser	ial Data R	Register U	1		Н	SCI1			
Bit	7	6	5	4	3	2	1	0	
	SDRU17	SDRU16	SDRU15	SDRU14	SDRU13	SDRU12	SDRU11	SDRU10	
Initial value	*	*	*	*	*	*	*	*	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
					 • •				

RENESAS


Used to set data for transmission and to held received data. 8-bit transfer mode: not used 16-bit transfer mode: upper 8-bits of data register

Note: * Not fixed


H'B0

SDRL1—Serial Data Register L1

H'B2



Note: * Not fixed



Note: * Not fixed



VFSR—VFD Segment Control Register

H'B9 VFD Controller/Driver

Bit	7	6	5			4		3		2			1	0
	VFLAG	KSE	_		S	SR	4	SR3	S	R2		S	SR1	SR0
Initial value	0	0	1		0			0	0			0		0
Read/Write	Read/Write <u>R/W</u> <u>R/W</u>		_		F	R/V	V	R/W	R	w		F	R/W	R/W
			Se	gm	ner	nt F	Pin	Select						
			0	0	0	0	0	FS ₀		1 (0	0	0	FS ₀ to FS ₁₆
Key Scan	Enable —		0	0	0	0	1	FS_0 to FS_1		1 (0	0	1	FS ₀ to FS ₁₇
0 No key	scan inte	rval	0	0	0	1	0	FS ₀ to FS ₂		1 () 0	1	0	FS ₀ to FS ₁₈
1 Key so	an interva	l added	0	0	0	1	1	FS_0 to FS_3		1 (0	1	1	FS ₀ to FS ₁₉
			0	0	1	0	0	FS_0 to FS_4		1 () 1	0	0	FS ₀ to FS ₂₀
			0	0	1	0	1	FS ₀ to FS ₅		1 () 1	0	1	FS ₀ to FS ₂₁
			0	0	1	1	0	FS ₀ to FS ₆		1 () 1	1	0	FS ₀ to FS ₂₂
			0	0	1	1	1	FS ₀ to FS ₇		1 () 1	1	1	FS ₀ to FS ₂₃
			0	1	0	0	0	FS ₀ to FS ₈		1	0	0	0	FS ₀ to FS ₂₄
			0	1	0	0	1	FS ₀ to FS ₉		1	0	0	1	FS ₀ to FS ₂₅
			0	1	0	1	0	FS ₀ to FS ₁₀		1	0	1	0	FS ₀ to FS ₂₆
			0	1	0	1	1	FS ₀ to FS ₁₁		1	0	1	1	FS ₀ to FS ₂₇
			0	1	1	0	0	FS ₀ to FS ₁₂		1	1	0	0	FS ₀ to FS ₂₇
			0	1	1	0	1	FS ₀ to FS ₁₃		1	1	0	1	FS ₀ to FS ₂₇
			0	1	1	1	0	FS ₀ to FS ₁₄		1	1	1	0	FS ₀ to FS ₂₇
			0	1	1	1	1	FS ₀ to FS ₁₅		1	1	1	1	FS ₀ to FS ₂₇

VFD/Port Switching Flag


0 All pins doubling as general-purpose ports and VFD pins are used as general-purpose ports.

1 Pins designated as digit or segment pins function as VFD pins.



VFDR—VFD Digit Control Register

H'BA VFD Controller/Driver




1 $T_{\text{digit}} = 768/\phi, T_{\text{dimmer}} = 48/\phi$

Rev. 3.00, 12/94, page 290 of 334



DBR—Digit Beginning Register



VFD Enable


0	VFD controller/driver is in reset state.
1	VFD controller/driver is in active state.




AMR—A/D Mode Register

H'BC

A/D Converter






Note: * Not fixed



ADSR—A/D Start Register


H'BE

A/D Converter




TMA—Timer Mode Register A

H'C0 Timer A





TCA—Timer Counter A





TCB—Timer Counter B


Bit	7	6	5	4	3	2	1	0	
	TCB7	TCB6	TCB5	TCB4	TCB3	TCB2	TCB1	TCB0	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R	R	R	R	R	R	R	R	
				Count	Value				
TLB—Timer	Load Reg	gister B			Н	'C3		Timer	·B
TLB—Timer Bit	Load Reg 7	gister B 6	5	4	Н 3	'C3 2	1	Timer 0	·B
		-	5 TLB5	4 TLB4			1 TLB1		·B
	7	6	-	-	3	2	1 TLB1 0	0	·B
Bit	7 TLB7	6 TLB6	TLB5	TLB4	3 TLB3	2 TLB2		0 TLB0	·B

Load Value Setting



TMC—Timer Mode Register C

H'C4



TCC—Timer	Counter	С			Н	Timer C			
Bit	7	6	5	4	3	2	1	0	_
	TCC7	TCC6	TCC5	TCC4	TCC3	TCC2	TCC1	TCC0	
Initial value	0	0	0	0	0	0	0	0	,
Read/Write	R	R	R	R	R	R	R	R	
				Coun	t Value				



TLC—Timer Load Register C

7

TLC7

0

W

6

TLC6

0

W

5

TLC5

0

W

Bit

Initial value

Read/Write

TMD—Time	Mode R	egister D			Timer			
Bit	7	6	5	4	3	2	1	0
	CLR	—	—			_		EDG
Initial value	0	1	1	1	1	1	1	0
Read/Write	W	_	_	_	_	_	_	R/W
					nt up at fa	lling edge sing edge o	-	
Counter	Clear							
0 Afte	r this bit is	set to 1 a	it is autor	natically cl	leared by	hardware.		
1 TCD	is initializ	ed to H'00						

TCD—Timer	Counter	D			Н	Time	r D		
Bit	7	6	5	4	3	2	1	0	_
	TCD7	TCD6	TCD5	TCD4	TCD3	TCD2	TCD1	TCD0	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R	R	R	R	R	R	R	R	
				0					

Count Value

RENESAS

2

TLC2

0

W

1

TLC1

0

W

3

TLC3

0

W

Reload Value Setting

4

TLC4

0

W

0

TLC0

0

W

TME—Timer Mode Register E

H'C8

Timer E

Bit	7	6	5	4	3	2	1	0
	TME7	_	_	_	_	TME2	TME1	TME0
Initial value	0	1	1	1	1	0	0	0
Read/Write	R/W	_	_	_	_	R/W	R/W	R/W
	\neg							
			ion Select		ck Select			
		al timer		0 0		nal clock, ¢		
	1 Auto-i	reload tim	er			nal clock, ¢		
	1 0 Internal clock, ¢/2048							
						nal clock, ¢		
				10		nal clock, ¢		
					-	nal clock, ¢		
				1		nal clock, ¢		
					1 Interr	nal clock, ¢	/8	
TCE—Timer	Counter	E			Н	'C9		Timer I
Bit	7	6	5	4	3	2	1	0
	TCE7	TCE6	TCE5	TCE4	TCE3	TCE2	TCE1	TCE0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R
				Count	Value			
				Count	value			
TLE—Timer	Load Reg	gister E			Н	'C9		Timer l
Bit	7	6	5	4	3	2	1	0
	TLE7	TLE6	TLE5	TLE4	TLE3	TLE2	TLE1	TLE0
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W
				Reload Va	alue Settin	g		



PWCR—PWM Control Register

7

1

6

1

5

1

0

4

1

Clock Select

Bit

Initial value

Read/Write

Read/Write

W

W

W

W

W

				32768/ , v	with a mini	mum mod	ulation wi	dth of 2/\$.				
PWDRU—PWM Data Register UH'CD14-bit PWM												
Bit	7	6	5	4	3	2	1	0				
	_	_	PWDRU5	PWDRU₄	PWDRU3	PWDRU2	PWDRU	1PWDRU0				
Initial value	1	1	0	0	0	0	0	0				
Read/Write	_	—	W	W	W	W	W	W				
	Upper 6 Bits of Data for PWM Waveform Generation											
PWDRL—P	WM Data	Register	L		Н	'CE		14-bit PWM				
Bit	7	6	5	4	3	2	1	0				
	PWDRL7	PWDRL6	PWDRL5	PWDRL4	PWDRL3	PWDRL2	PWDRL1	I PWDRL0				
Initial value	0	0	0	0	0	0	0	0				

Lower 8 Bits of Data for PWM Waveform Generation

W

RENESAS

W

W



0 PWCR0

0

W

1

1

2

1

The input clock is $\phi/2$. The conversion period is

16384/\$\\$, with a minimum modulation width of 1/\$\\$.
The input clock is \$\$\\$/4\$. The conversion period is

3

1

Bit	7	6	5	4	3	2	1	0				
	PDR07	PDR0 ₆	PDR05	PDR0 ₄	PDR0 ₃	PDR0 ₂	PDR0 ₁	PDR0 ₀				
Initial value				_		_						
Read/Write	R	R	R	R	R	R	R	R				
PDR1—Port	Data Reg	ister 1			I/O Po	rts						
Bit	7	6	5	4	3	2	1	0				
	_	—	PDR1 ₅	PDR1 ₄	PDR1 ₃	PDR1 ₂	PDR1 ₁	PDR1 ₀				
Initial value	*		0	0	0	0	0	0				
Read/Write	—	—	R/W	R/W	R/W	R/W	R/W	R/W				
Note: * Pins I	P1 ₆ and P1	l ₇ are inpu	it-only pins	s; wheneve	er they are	read, the	pin level is	s read out.				
PDR3—Port Data Register 3 H'D3 I/O Ports												
Bit	7	6	5	4	3	2	1	0				
	_		_	—	PDR3 ₃	PDR3 ₂	PDR3 ₁	PDR30				
Initial value	1	1	1	1	0	0	0	0				
Read/Write	—	—	—	—	R/W	R/W	R/W	R/W				
PDR4—Port	Data Reg	ister 4			Н	'D4		I/O Ports				
Bit	7	6	5	4	3	2	1	0				
	PDR4 ₇	PDR4 ₆	PDR4 ₅	PDR4 ₄	PDR4 ₃	PDR4 ₂	PDR41	PDR4 ₀				
Initial value	0	0	0	0	0	0	0	0				
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
PDR5—Port	Data Reg	ister 5			Н	'D5		I/O Po	rts			
Bit	7	6	5	4	3	2	1	0				
	PDR57	PDR56	PDR55	PDR5 ₄	PDR53	PDR5 ₂	PDR51	PDR50				
Initial value	0	0	0	0	0	0	0	0				
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				

RENESAS

PDR6—Port Data Register 6


Bit	7	6	5	4	3	2	1	0	
Dit	PDR67	PDR6 ₆	PDR6 ₅	PDR6 ₄	PDR6 ₃	PDR6 ₂	PDR61	PDR6 ₀]
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
PDR7—Port	Data Regi	ister 7			Н	'D7		I/O Po	orts
Bit	7	6	5	4	3	2	1	0	_
	PDR77	PDR7 ₆	PDR75	PDR7 ₄	PDR73	PDR7 ₂	PDR7 ₁	PDR70	
Initial value	0	0	0	0	0	0	0	0	,
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
PDR8—Port	Data Regi	ister 8			Н	'D8		I/O Po	orts
Bit	7	6	5	4	3	2	1	0	
	PDR87	PDR86	PDR85	PDR84	PDR8 ₃	PDR8 ₂	PDR8 ₁	PDR8 ₀	
Initial value	0	0	0	0	0	0	0	0	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
PDR9—Port Data Register 9				H'D9			I/O Po	orts	
Bit	7	6	5	4	3	2	1	0	
	PDR97	PDR9 ₆	PDR9 ₅	PDR9 ₄	PDR9 ₃	PDR9 ₂	PDR9 ₁	PDR90	
Initial value	0	0	0	0	0	0	0	0	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
PDRA—Port Data Register A				H'DA				orts	
Bit	7	6	5	4	3	2	1	0	
-	_	_	_	_	_	_	PDRA ₁	PDRA ₀	
Initial value	1	1	1	1	1	1	0	0	

RENESAS

PCR1—Port Control Register 1

H'E1


I/O Ports





PCRA—Port Control Register A


H'EA





PMR1—Port Mode Register 1


H'EB



Note: * On switching between P1₅ and TMOE pin functions see under PMR4.



PMR2—Port Mode Register 2




Note: * On switching between SI₁ and \overline{CS} pin functions see under PMR3.



Rev. 3.00, 12/94, page 305 of 334

PMR3—Port Mode Register 3



0	SO ₂ pin PMOS buffer on.	CMOS output.
---	-------------------------------------	--------------

1 SO₂ pin PMOS off. NMOS open drain output.



PMR4—Port Mode Register 4

Bit	7	6	5	4	3	2	1	0
	TEO	TEO ON	FREQ	VRFR	—	—	—	_
Initial value	0	0	0	0	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	—	—	—	_

Timer E Output Control

PMR1		PM	R4		P1 ₅ /IRQ ₅ /TMOE Pin	
IRQC5	TEO	TEO ON	FREQ	VRFR	Function Switch	Pin Status
0	0	*	*	*	P15 pin function	Standard I/O port
0	1	0	*	*	TMOE pin function (off)	Low-level output
0	1	1	0	0	TMOE pin function (on)	Fixed-frequency output: \$2048
0	1	1	1	0	TMOE pin function (on)	Fixed-frequency output: \$\024
0	1	1	*	1	TMOE pin function (on)	Random frequency output: toggle output with each Timer E overflow
1	*	*	*	*	$\overline{IRQ_5}$ pin function	External interrupt input

Note: * Don't care.

PMR0—Port Mode Register 0				H'EF			I/O Ports		
Bit	7	6	5	4	3	2	1	0	_
	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	
Initial value	0	0	0	0	0	0	0	0	_
Read/Write	W	W	W	W	W	W	W	W	

Analog	Input	Select
--------	-------	--------


	General-purpose input port
1	Analog input channel



SYSCR1—System Control Register 1


H'F0

System Control



Notes: 1. Write is enabled in active mode only.

- 2. This relates to the transitions between operation modes, so functioning depends on the combination of this bit with other control bits and interrupts. For details see 3.3, System Modes.
- 3. Don't care.





Note: * Write is enabled in subactive mode only.

Rev. 3.00, 12/94, page 308 of 334



IEGR—IRQ Edge Select Register







RENESAS

IENR2—Interrupt Enable Register 2

System Control








RENESAS


- 1
- Interrupts enabled.




Note: * Write is enabled only for clearing flag to 0.







Note: * Write is enabled only for clearing flag to 0.



RENESAS

Trote. Write is enabled only for cleaning hay

Rev. 3.00, 12/94, page 312 of 334

Appendix C I/O Port Block Diagrams

C.1 Port 0 Block Diagram




Figure C-1 Port 0 Block Diagram



C.2 Port 1 Block Diagram




Figure C-2 (a) Port 1 Block Diagram (pins P1₀ to P1₄)






Figure C-2 (b) Port 1 Block Diagram (pin P1₅)






Figure C-2 (c) Port 1 Block Diagram (pin P1₆)




Figure C-2 (d) Port 1 Block Diagram (pin P17)



C.3 Port 3 Block Diagram




Figure C-3 Port 3 Block Diagram






Figure C-4 Port 4 Block Diagram



C.5 Port 5 Block Diagram




Figure C-5 Port 5 Block Diagram

RENESAS

C.6 Port 6 Block Diagram




Figure C-6 Port 6 Block Diagram



C.7 Port 7 Block Diagram




Figure C-7 Port 7 Block Diagram



C.8 Port 8 Block Diagram




Figure C-8 Port 8 Block Diagram (pins P80 and P81)



C.9 Port 9 Block Diagram




Figure C-9 (a) Port 9 Block Diagram (pin P9₀)






Figure C-9 (b) Port 9 Block Diagram (pins P9₁ and P9₄)






Figure C-9 (c) Port 9 Block Diagram (pin P9₂)






Figure C-9 (d) Port 9 Block Diagram (pins P9₃ and P9₆)






Figure C-9 (e) Port 9 Block Diagram (pin P9₅)






Figure C-9 (f) Port 9 Block Diagram (pin P97)



C.10 Port A Block Diagram




Figure C-10 Port A Block Diagram



Appendix D Port States in Each Processing State

Table D-1 Port States

				Mode		
Port Pins	Reset	Sleep	Standby	Watch	Subactive	Active
P0 ₇ to P0 ₀	Hi-z	Hi-z	Hi-z	Hi-z	Hi-z	Standard input port
P1 ₇	Hi-z	Hi-z	Hi-z	Hi-z	Hi-z	High-voltage input port
P1 ₆	Hi-z or pull-up	Hi-z or pull-up	Hi-z	Hi-z	Hi-z	Standard input port
P1 ₅ to P1 ₀	Hi-z or pull-up	prev. state	Hi-z	Hi-z	Hi-z	Standard I/O port
P3 ₃ to P3 ₀	Hi-z or pull-down	prev. state	Hi-z or pull-down	Hi-z or pull-down	Hi-z or pull-down	High-voltage I/O port
P4 ₇ to P4 ₀	Hi-z or pull-down	prev. state	Hi-z or pull-down	Hi-z or pull-down	Hi-z or pull-down	High-voltage I/O port
P5 ₇ to P5 ₀	Hi-z or pull-down	prev. state	Hi-z or pull-down	Hi-z or pull-down	Hi-z or pull-down	High-voltage I/O port
P67 to P60	Hi-z or pull-down	prev. state	Hi-z or pull-down	Hi-z or pull-down	Hi-z or pull-down	High-voltage I/O port
P7 ₇ to P7 ₀	Hi-z or pull-down	prev. state	Hi-z or pull-down	Hi-z or pull-down	Hi-z or pull-down	High-voltage I/O port
P8 ₇ to P8 ₀	Hi-z or pull-up	prev. state	Hi-z	Hi-z	Hi-z	Standard I/O port
P9 ₇ to P9 ₀	Hi-z or pull-up	prev. state	Hi-z	Hi-z	Hi-z	Standard I/O port
PA ₁ , PA ₀	Hi-z or pull-up	prev. state	Hi-z	Hi-z	Hi-z	Standard I/O port

Notation:

Hi-z: High-impedance state

Prev. state: Input pins are in high-impedance state. Output pins hold their previous output. Hi-z or pull-up: Standard ports for which the pull-up MOS mask option is chosen are in pull-up state; ports without the pull-up MOS option are in high-impedance state.

Hi-z or pull-down: High-voltage ports for which the pull-down resistor mask option is chosen are in pull-down state; ports without the pull-down resistor option are in high-impedance state.



- Notes: 1. When pull-up MOS is chosen as a mask option with standard ports, the pull-ups are always on in active mode and sleep mode, regardless of the port control register (PCR) and port data register (PDR) settings. The pull-ups are off in power-down modes other than sleep mode.
 - 2. The input gates of pins selected for peripheral function input remain on even in powerdown modes. This means the input levels must be fixed in order to avoid increased power dissipation.
 - 3. The states indicated above for P1₇ are when this pin is designated as a high-voltage input pin by mask option.



Appendix E List of Mask Options

HD6433723, HD6433724, HD6433725, HD6433726, HD6433753, and HD6433754

Please indicate the selected specifications by marking the appropriate box (with an \times or $\sqrt{}$ mark). The shaded boxes cannot be selected.

Date of order	, 19
Company	
Address	
Name	
ROM code name	
LSI model no.	□ HD6433723 □ HD6433724
	□ HD6433725 □ HD6433726
	HD6433753 HD6433754

(1) I/O Options

B: With MOS pull-up D: No resistor pull-down E: With resistor pull-down

Pin	L/	0		_	ptio	_	Pin		/0	I/O			ſ	Pin		I/O		00	_	
			В	С	D	E		_	1.0	BC) E			_	1.0	В	С	D	Е
P1 ₀ /IRQ ₀		I/O					P50/FS15	_	I/O					P80	4	I/C				
P1 ₁ /IRQ ₁	pins	I/O					P51/FS14		I/O					P81		I/C				
P1 ₂ /IRQ ₂		I/O					P5 ₂ /FS ₁₃		I/O					P82		I/C				
P1 ₃ /IRQ ₃	Standard	I/O					P5 ₃ /FS ₁₂		I/O					P83		I/C				
P1 ₄ /IRQ ₄	anc	I/O					P54/FS11		I/O					P84		I/C				
P15/IRQ5/TMOE	S	I/O					P55/FS10		I/O					P85		I/C				
P1 ₆ /EVENT		1					P56/FS9		I/O				[P86	nins	2 I/C				
P30/FS24		I/O					P57/FS8		I/O				ſ	P87						
P31/FS25		I/O					P60/FD0/FS7	pins	I/O					P90/PWM	72	2 I/C				
P3 ₂ /FS ₂₆		I/O					P61/FD1/FS6	ē	1/0					P91/SCK1	Standard	I/C				
P3 ₃ /FS ₂₇	6	I/O					P62/FD2/FS5	High-voltage	1/0					P9 ₂ /SI ₁	34	1/C				
P40/FS16	pins	I/O					P6 ₃ /FD ₃ /FS ₄	ЗË Г	I/O					P93/SO1	٦.	I/C				
P41/FS17		I/O					P6 ₄ /FD ₄ /FS ₃	<u>ج</u> [I/O				ſ	P9 ₄ /SCK ₂	1	I/C				
P4 ₂ /FS ₁₈	Itaç	I/O					P6 ₅ /FD ₅ /FS ₂	iĝ	1/0				ſ	P95/SI2/CS	1	I/C				
P4 ₃ /FS ₁₉	2	I/O					P66/FD6/FS1	-	I/O				ſ	P96/SO2	1	I/C				
P4 ₄ /FS ₂₀	High-voltage	I/O					P67/FD7/FS0		I/O				Ī	P97/UD	1	I/C				
P4 ₅ /FS ₂₁	Ï	I/O					P70/FD8		I/O				Ī	PA ₀	1	I/C				
P4 ₆ /FS ₂₂		I/O					P7 ₁ /FD ₉		I/O				Ī	PA ₁	1	I/C				
P4 ₇ /FS ₂₃		I/O					P7 ₂ /FD ₁₀		I/O					·						
P1 ₇ /V _{disp}	1	T	Fill i	n (2) be	low	P7 ₃ /FD ₁₁		I/O											
F	1				,		P7 ₄ /FD ₁₂		I/O											
							P7 ₅ /FD ₁₃		I/O											
							P7 ₆ /FD ₁₄		I/O											
							P7 ₇ /FD ₁₅		I/O											
(2) D1 (M)									(4)	0	11			+ 090 and 0		r				

(2) $P1_7/V_{disp}$

P17: No MOS pull-down (D)

U V _{disp}	p
---------------------	---

Note: If E (resistor pull-down) is selected as an option for one or more high-voltage pins, V_{disp} must be selected for the P1₇/V_{disp} pin.

(3) Package

🗌 FP-80A	
🗌 FP-80B	

(4) Oscillator at OSC_1 and OSC_2

Crystal oscillator	f _{OSC} =	MHz
Ceramic oscillator	f _{OSC} =	MHz
External clock	f _{OSC} =	MHz

(5) Oscillator at X_1 and X_2

Used	f _x = 32.768 kHz
Not used	$X_1 = V_{CC}$

Notes: 1. The wide temperature range specification and I specification are special specifications. There is no J specification for these products. Please contact your local Hitachi representative for details.

2. ROM data submitted in an EPROM must be written starting from address H'0000, in accord with the memory map of the particular LSI. For data outside the ROM area on the memory map use H'FF.



Appendix F Rise Time/Fall Time of High-Voltage Pins

With the mask ROM versions there is a choice of high-voltage pin output waveforms. Either PMOS open drain (D) or pull-down MOS (E) may be selected. (Only PMOS open drain is available as the output waveform of high-voltage pins on ZTATTM versions.)


The rise time t_r and fall time t_f of high-voltage pin output can be estimated as follows.

It is possible to gauge t_r and t_f based on the time derived from time constant $\tau = C \cdot R$ (time up to 63% of rise or fall).


- t_r: The time constant is determined by the PMOS "on" resistance and load capacitance. The DC characteristic for PMOS "on" resistance is approximately 200 Ω (based on the equation $V_{OH} = V_{CC} 3$ V at $-I_{OH} = 15$ mA, $3/15 \times 10^{-3} = 200$). The AC characteristic, however, includes the non-saturation state when the PMOS is on (it is not a steady-state power source), resulting in a longer time constant. Assuming a load capacitance of 30 pF at high-voltage pins, a minimum value of approximately 20 ns is derived.
- t_{f} : The time constant is determined by pull-down resistance and load capacitance (including wiring capacitance, etc.). As a ZTAT version example, assuming an external pull-down resistance of 5 k Ω and load capacitance of 30 pF, the following is derived.

 $t_f \ge 5 \times 10^3 \times 30 \times 10^{-12} = 150 \times 10^{-9} (150 \text{ ns})$

Resistance of an optional pull-down resistor built-in the mask ROM version varies from 45 k Ω to 300 k Ω , so all due care must be taken in timing design.




Note: If pull-down resistance is made too small in an attempt to speed up the fall time, $-I_{OH}$ will increase, limiting the output high-level voltage (V_{OH}). Pull-down resistance must be set to a suitable value taking into consideration both operation speed and the output high level.



Renesas

Appendix G External Dimensions

Figures G-1 and G-2 show the external dimensions of the FP-80A and FP-80B packages, respectively, for H8/3724 and H8/3754 Series.





Unit: mm




Figure G-2 External Dimensions (FP-80B)



H8/3724 Series, H8/3754 Series Hardware Manual

Publication Date:	1st Edition, September 1992				
	3rd Edition, December 1994				
Published by:	Semiconductor and IC Div.				
	Hitachi, Ltd.				
Edited by:	Technical Document Center				
	Hitachi Microcomputer System Ltd.				
Copyright © Hitachi, Ltd., 1992. All rights reserved. Printed in Japan.					

RenesasTechnologyCorp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd.

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

H8/3724 Group, H8/3754 Group Hardware Manual



Renesas Electronics Corporation 1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan

ADE-602-044B(O)