# MP5491



Quad-Channel, Laser Diode Current Source IC for Optical Modules

# DESCRIPTION

The MP5491 integrates four high-accuracy current sources for laser diodes (LDs), which makes this device well-suited for the transmitter optical subassembly (TOSA) of quad, small form-factor pluggable (QSFP) optical modules.

The device integrates 6-channel GPO outputs. These outputs status can be configured via the  $I^2C$  interface.

The MP5491 requires a minimal number of external components, and it is available in a space-saving WLCSP-36 (3mmx4.25mm) package.

# FEATURES

- 4-Channel Accurate Current Source
- Configurable Current for 10-Bit Digital-to-Analog Converter (DAC)
- Up to 250mA Current per Channel
- Configurable Current Source Slew Rate
- Output Discharging for the Disabled IDx Pin(s)
- Current Source Output Short-Circuit Protection (SCP)
  - 6-Channel Independent GPO Outputs
- I<sup>2</sup>C Control Interface


•


- I<sup>2</sup>C Hardware Reset (HRESET)
- Available in a WLCSP-36 (3mmx4.25mm) Package


# **APPLICATIONS**

• Optical Modules

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.









# **ORDERING INFORMATION**

Part Number*	Package	Top Marking	MSL Rating
MP5491GC-0000	WLCSP-36 (3mmx4.25mm)	Soo Polow	4
MP5491GC-xxxx**	WLCSP-36 (3mmx4.25mm)	) See Below 1	


\* For Tape & Reel, add suffix -Z (e.g. MP5491GC-xxxx-Z).

\*\* "xxxx" is the configuration code identifier for the register setting stored in the MOTP. The default code is "0000" (MP5491GC-0000). Each "x" can be a hexadecimal value between 0 and F. Work with an MPS FAE to create this unique number, even if ordering the "0000" code.

# TOP MARKING MPYYWW MP5491 LLLLLL AABBID

MP: MPS prefix YY: Year code WW: Week code MP5491: Part number LLLLLL: Lot number AABBID: Wafer ID





# **PACKAGE REFERENCE**



# **PIN FUNCTIONS**

Pin #	Name	Description
A1	REF	<b>2.5V reference</b> . Bypass the REF pin with a 1µF ceramic capacitor connected to AGND.
A2	AGND	Analog ground.
A3, A6	VIN1	<b>Power supply input for analog and digital circuitry.</b> Bypass the VIN1 pin with a 10µF ceramic capacitor connected to AGND.
A4	GPO3	GPO output port 3. The output signal can be adjusted via the I <sup>2</sup> C.
A5	GPO1	GPO output port 1. The output signal can be adjusted via the I <sup>2</sup> C.
B1	ID4	Channel 4 current source. The ID4 pin's output current is controlled by an internal register.
B2	IMON	<b>Current reference setting pin.</b> Connect the IMON pin to a high-accuracy resistor with a low temperature coefficient resistor (e.g. $60.4k\Omega$ ) to AGND.
B3	GPO4	GPO output port 4. The output signal can be adjusted via the I <sup>2</sup> C.
B4	GPO2	GPO output port 2. The output signal can be adjusted via the I <sup>2</sup> C.
B5, D6, E3, E4, E5, E6, F3, F4, F5, F6	PGND	Power ground.
B6	NC	No internal connection.
C1	ID3	Channel 3 current source. The ID3 pin's output current is controlled by an internal register.
C2	LD_ON	Channel 1–4 current source enable control.
C3	GPO6	<b>GPO output port 6.</b> The output signal can be adjusted via the I <sup>2</sup> C.
C4	GPO5	<b>GPO output port 5.</b> The output signal can be adjusted via the I <sup>2</sup> C.
C5	EN	<b>Enable pin.</b> The EN pin controls all of the MP5491's analog circuits. The I <sup>2</sup> C interface and registers are not controlled by the EN pin.
C6	INT	Interrupt pin. The INT pin is an open-drain output.
D1	VIN2	<b>Power supply for current source ID1~ID4.</b> Bypass the VIN2 pin with a 10µF ceramic capacitor connected to PGND.
D2	IADJ	<b>Adjustable interface</b> . Connect the IADJ pin to a buck's FB pin so that it can control the buck's output via the I <sup>2</sup> C setting. Float this pin if it is not used.
D3	DGND	Digital ground.
D4	SCL	I <sup>2</sup> C clock signal input.
D5	SDA	I <sup>2</sup> C data pin.
E1	ID2	Channel 2 current source. The ID2 pin's output current is controlled by an internal register.
E2	HRESET	I <sup>2</sup> C interface hardware reset pin. A high logic refreshes the I <sup>2</sup> C interface but keeps the I <sup>2</sup> C register values.
F1	ID1	Channel 1 current source. The ID1 pin's output current is controlled by an internal register.
F2	ADD	<b>Address setting for the I<sup>2</sup>C.</b> Connect one resistor from the ADD pin to AGND; different resistors set different I <sup>2</sup> C addresses.



# ABSOLUTE MAXIMUM RATINGS (1)

V <sub>VIN1</sub> , V <sub>VIN2</sub>	0.3V to +6.5V
All other pins	0.3V to +6.25V
Continuous power dissipation	(T <sub>A</sub> = 25°C) <sup>(2) (4)</sup>
	5W
Junction temperature (T <sub>J</sub> )	150°C
Lead temperature	260°C
Storage temperature	65°C to +150°C

### ESD Ratings

Human body model (HB	SM)	±2000V
Charged-device model	(CDM).	±1000V

#### **Recommended Operating Conditions** <sup>(3)</sup>

Supply voltage (V <sub>IN1</sub> )	2.7V to 5.5V
Supply voltage (V <sub>IN2</sub> )	$\dots 1.2V$ to V <sub>IN1</sub>
Operating junction temp (T <sub>J</sub> )	40°C to +125°C

### **Thermal Resistance** $\theta_{JA}$ $\theta_{JC}$

WLCSP-36(3mmx4.25mm)		
EV5491-C-00A <sup>(4)</sup>	25	6 °C/W
JESD51-7 <sup>(5)</sup>	27.8	6.6°C/W

#### Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature, T<sub>J</sub> (MAX), the junction-toambient thermal resistance,  $\theta_{JA}$ , and the ambient temperature, T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub> (MAX) = (T<sub>J</sub> (MAX) - T<sub>A</sub>) /  $\theta_{JA}$ . Exceeding the maximum allowable power dissipation can cause excessive die temperature, and the regulator may go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on the EV5491-C-00A, 4-layer, 1oz, 51mmx51mm PCB.
- 5) The value of  $\theta_{JA}$  given in this table is only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.



# **ELECTRICAL CHARACTERISTICS**

 $V_{IN1}$  = 3.3V,  $V_{IN2}$  = 1.8V,  $T_J$  = -40°C to 125°C <sup>(6)</sup>, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Power Supply	•		•	•		•
VIN1 under-voltage lockout (UVLO) rising threshold			2.25	2.4	2.55	V
VIN1 UVLO hysteresis	VIN1_HYS			200		mV
VIN2 UVLO rising threshold	V <sub>IN2_R</sub>		0.8	0.9	1	V
VIN2 UVLO hysteresis	V <sub>IN2_HYS</sub>			135		mV
Supply surrent		EN on, ID1~ID4 on, no load		4.5	5.5	mA
Supply current	lin1	EN off		2.3	3	mA
Logic Input (EN, HRESET, and	LD_ON Pi	ns)				-
Input logic high voltage			0.8			V
Input logic low voltage					0.4	V
Internal pull-down resistor				1		MΩ
ID Pin Current Source						-
Current range		R <sub>IMON</sub> = 60.4kΩ	0		250	mA
VIN2 to ID pin dropout voltage		Load = 250mA			400	mV
Discharge resistor		Pull LD_ON low		10		Ω
LD_ON turn-on delay (7) tLD_ON		From LD_ON high to ID current start rising, SR bits = 01		30		μs
LD_ON turn-off delay (7) tLD_OFF		From LD_ON low to ID current start dropping		2		μs
ID current slew rate		SR bits = 01		0.75		mA/µs
		IDx = 100mA	-1.5		+1.5	%
ID current accuracy		IDx = 200mA	-2		+2	%
Short-circuit protection (SCP) hiccup time period <sup>(7)</sup>		IDx short to PGND		80		ms
Analog Signals	•					
IADJ source current capability				15.5		μA
IADJ sink current capability				-15.5		μA
Reference voltage			2.485	2.5	2.515	V
IMON voltage			1.195	1.2	1.205	V
Interrupt (INT)						-
INT pin output low voltage		Sink 5mA			0.4	V
INT pin leakage current		INT logic high, pull up to 3.3V			1	μA
Thermal Warning and Shutdo	wn					
Thermal shutdown temperature <sup>(7)</sup>	T <sub>SD</sub>			160		°C
Thermal shutdown recovery hysteresis <sup>(7)</sup>	T <sub>SD-HYS</sub>			30		°C
Thermal warning threshold (7)	Twarn			120		°C
Thermal warning hysteresis (7)	Twarn-hys			20		°C



# ELECTRICAL CHARACTERISTICS (continued)

### $V_{\text{IN1}}$ = 3.3V, $V_{\text{IN2}}$ = 1.8V, $T_{\text{J}}$ = -40°C to 125°C $^{(6)},$ unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
I <sup>2</sup> C Interface						
SCL, SDA input high voltage			1.2			V
SCL, SDA input low voltage					0.4	V
SDA output low voltage		Sink 5mA			0.4	V

Notes:


6) Not tested in production; guaranteed by over-temperature correlation.


7) Guaranteed by engineer sample characterization. Not tested in production.



# **TYPICAL CHARACTERISTICS**


 $V_{IN1}$  = 3.3V,  $V_{IN2}$  = 1.8V,  $T_A$  = 25°C, unless otherwise noted.





# **TYPICAL PERFORMANCE CHARACTERISTICS**

 $V_{IN1}$  = 3.3V,  $V_{IN2}$  = 1.8V,  $T_A$  = 25°C, unless otherwise noted.





# FUNCTIONAL BLOCK DIAGRAM




Figure 1: Functional Block Diagram



# **OPERATION**

The MP5491 integrates four high-accuracy current sources for laser diodes (LDs), which is suitable for transmitter optical subassembly (TOSA) of quad, small form-factor pluggable (QSFP) optical modules. The MP5491 also provide 6-channel GPO outputs.

All output rails can be adjusted via the I2C bus or preset by the multi-page one-time programmable (MOTP) memory. The I<sup>2</sup>C interface provides adjustable default output current scaling. Refer to registers 07h~0Eh starting on page 23 for more details.

#### Power Supply and Enable Control

The MP5491 requires two external power sources. Its start-up is determined by the external power source statuses on the VIN1, VIN2, and EN pins.

VIN1 supplies all internal biases and control circuits, while VIN2 provides the power for the IDx outputs and GPOx pull-up power. The VIN2 voltage ( $V_{IN2}$ ) should not exceed the VIN1 voltage ( $V_{IN1}$ ) in application.

The enable control includes the EN pin and EN bit. IDx and GPOx start working when both the EN pin and EN bit are in high logic, but the I<sup>2</sup>C interface is not controlled by EN pin and EN bit.

The ID block has an independent LD\_ON pin controlling when ID is on/off. The IDx outputs are active only when LD\_ON pin is at a high logic (see Figure 2). LD\_ON can shut off ID within 2µs.




Figure 2: LD\_ON Delay Time

#### **High-Accuracy Current Source**

The MP5491 integrates a 4-channel, highaccuracy current sources from ID1 to ID4. All channels are powered by the VIN2 source.

The ID power offers an accurate current source, as configured via the IDx registers (07h~0Eh) based on 0.25mA/LSB. The MP5491 can support up to 250mA of current sourcing.

The IDx pin's output voltage is limited by voltage level of VIN1 and VIN2. See the Typical Characteristics section on page 8 for more information.

#### Laser Short-Circuit Protection (SCP)

The MP5491 integrates laser short-circuit protection (SCP) circuitry. Once the system senses the ID1~ID4 pin's output voltage is below 0.3V, the chip turns off the port for protection. After the protection is triggered, the MP5491 can recover after a set time or enter latch-off mode based on the ID\_SCP\_MODE setting. This protection is disabled during the internal soft start.

If the IDx pin opens without a laser diode connection, the output voltage rises up close to  $V_{IN2}$ . Ensure that all external components can operate at a safe state.

#### IADJ Function

The MP5491 offers an IADJ pin to assist an external buck converter providing an output voltage supply to the VIN2 pin by connecting the IADJ pin to an external switching regulator's FB pin (see Figure 3). The MP5491 can sink or source a configurable current (0.122 $\mu$ A/LSB) to adjust the buck's output voltage based on the IADJ register's setting. This function can provide a suitable V<sub>IN2</sub> to improve efficiency.




Figure 3: IADJ Application

#### Interrupt (INT)

The MP5491 offers an INT pin to send an interrupt signal. The INT pin pulls low if any bit in the INT (32h) register is triggered and the INT source is not masked.

If the INT bit is cleared, the INT pin rises high again and waits for the next interrupt event. If a second interrupt event occurs while the INT pin is low, the INT pin's state does not change to high until all interrupt sources are cleared.



#### **Thermal Warning and Shutdown**

Thermal warning and shutdown prevent the part operating exceedingly from at high temperatures. When the silicon die temperature 120°C, the MP5491 exceeds sets the OT WARN bit to 1. If the die temperature exceeds 160°C, the MP5491 sets the OT bit to 1, and the system enters a shutdown state. The MP5491 restarts when the temperature drops to 130°C.

#### **Slave Address**

To support multiple MP5491 devices through one I<sup>2</sup>C bus, use the ADD pin to configure the I<sup>2</sup>C address for each MP5491. Connect a resistor from the ADD pin to ground to set the slave address. Table 1 shows the ADD pin configuration with different resistor values.

RADD	I <sup>2</sup> C Slave	e Address
43kΩ/short to GND	0x60	1100 000
75kΩ	0x62	1100 010
105kΩ	0x64	1100 100
130kΩ/float	0x66	1100 110



# I<sup>2</sup>C INTERFACE

#### I<sup>2</sup>C Serial Interface Description

The I<sup>2</sup>C is a 2-wire, bidirectional serial interface, consisting of a data line (SDA) and a clock line (SCL). The lines are externally pulled to a bus voltage when they are idle. Connecting to the line, a master device generates the SCL signal and device address and arranges the communication sequence. The MP5491's interface is an I<sup>2</sup>C slave that can support fastmode (400kHz) communication.

The I<sup>2</sup>C interface adds flexibility to the power supply solution. The IDx currents and GPO output states can be instantaneously controlled via the I<sup>2</sup>C interface.

When the master sends the address as an 8-bit value, the 7-bit address should be followed by 0 or 1 to indicate write or read operation, respectively.

#### Start and Stop Commands

The start and stop commands are signaled by the master device which signifies the beginning and the end of the  $I^2C$  transfer. The start (S) command is defined as the SDA signal transitioning from high to low while the SCL is high. The stop (P) command is defined as the SDA signal transitioning from low to high while the SCL is high. Figure 4 shows the start and stop commands.




Figure 4: Start and Stop Command

The master then generates the SCL clocks, then it transmits the device address and the read/write (R/W) direction bit on the SDA line.


#### **Transfer Data**

Data is transferred in 8-bit or 16-bit bytes by the SDA line. Each byte of data must be followed by an acknowledge (ACK) bit.

#### I<sup>2</sup>C Update Sequence

The MP5491 requires a start command, a valid I<sup>2</sup>C address, a register address byte, and a data byte for a single data update. After receiving each byte, the MP5491 acknowledges by pulling the SDA line low during the high period of a single clock pulse. A valid I<sup>2</sup>C address selects the MP5491. The MP5491 performs an update on the falling edge of the least significant bit (LSB) byte.

Figure 5 shows an  $I^2C$  example writing to a single register. Figure 6 shows an  $I^2C$  example writing to multiple registers. Figure 7 on page 14 shows an  $I^2C$  example reading a register.








Figure 7: I<sup>2</sup>C Read Example (Read Single Register)



# **REGISTER DESCRIPTION**

### MOTP eFuse Configuration Table

ADD	Name	D7	D6	D5	D4	D3	D2	D1	D0	
0x00	CTL0	SYSEN	RESERVED ID_DELA		ID_DELAY_	BASE_TIME	SE_TIME		RESERVED	
0x01	CTL1	ID_EN	IC	D_DELAY_SLC	T	ID1_EN	ID2_EN	ID3_EN	ID4_EN	
0x03	CTL2	GPO_EN	GPO1_EN	GPO2_EN	GPO3_EN	GPO4_EN	GPO5_EN	GPO6_EN	RESERVED	
0x07			MSB_8_BIT_OF_ID_CURRENT							
0x08	ID	F	RESERVED		SLEW	_RATE	RESERVED		BIT_OF_ID_ RRENT	
0x0D	GPO_ CONFIG	GPO1	GPO2	GPO3	GPO4	GPO5	GPO6	RES	ERVED	
0x0E	GPO_ PULL-UP	PL1	PL2	PL3	PL4	PL5	PL6	RESERVED		
0x11	PROTECT	ID SCP MODE	RESERVED							

#### MOTP EFUSE TABLE DESCRIPTION


#### CTL0 (00h)

Format: Unsigned binary

The CTL0 command enables SYS and sets the ID delay base time.

Bits	Access	Bit Name	Default	Description		
D[7]	R	SYSEN	0	0 Enables the system by default. If the VIN1 and EN pin's voltages exceed their ULVO thresholds and the SYSEN bit is set to 1, the MP5491 starts to work. 0: Disabled 1: Enabled		
D[6:5]	R	RESERVED	00	Reserved.		
D[4:3]	R	ID_DELAY_BASE_ TIME	00	Sets the ID current source start-up time. Calculate the start-up delay based on ID_DELAY_SLOT multiplied by ID_DELAY_BASE_TIME.           D[4:3]         Slot Base Time (ms)           00         0.25           01         0.5           10         1		
D[2:0]	R	RESERVED	000	11     2       Reserved.		

Figure 8 shows the time delays set by ID\_DELAY\_BASE\_TIME.






### CTL1 (01h)

Format: Unsigned binary

The CTL1 command enables the ID block and sets the start-up delay slot.

Bits	Access	Bit Name	Default	Description		
D[7]	R		0	Enables the ID block. This bit is masked if ID_DELAY_SLOT is not set to 000.		
	ĸ	ID_EN	0	0: Disabled 1: Enabled		
				Sets the default ID turn-on delay default value after the EN bit is set. Calculate the start-up delay based on ID_DELAY_SLOT multiplied by ID_DELAY_BASE_TIME.		
D[6:4]	R	ID_DELAY_SLOT	000	D[6:4] Slot D[6:4] Slot		
				000 Enable digital EN 100 Slot 4		
				001 Slot 1 101 Slot 5		
				010         Slot 2         110         Slot 6           011         Slot 3         111         Slot 7		
D[3]	R	ID1_EN	1	Enables the ID1 output. 0: Disabled 1: Enabled		
D[2]	R	ID2_EN	1	Enables the ID2 output. 0: Disabled 1: Enabled		
D[1]	R	ID3_EN	1	Enables the ID3 output. 0: Disabled 1: Enabled		
D[0]	R	ID4_EN	1	Enables the ID4 output. 0: Disabled 1: Enabled		

Figure 9 shows the turn-on delays set by ID\_DELAY\_SLOT.





### CTL2 (03h)

Format: Unsigned binary

The CTL2 command enables the GPO block and GPO1~GPO6.

Bits	Access	Bit Name	Default	Description
ודום	R		0	Enables the GPO block. Each GPOx port can be enabled only after this bit is enabled.
D[7]	ĸ	GPO_EN	0	0: Disabled 1: Enabled
				Enables the GPO1 output.
D[6]	R	GPO1_EN	1	0: Disabled 1: Enabled
				Enables the GPO2 output.
D[5]	R	GPO2_EN	1	0: Disabled 1: Enabled
				Enables the GPO3 output.
D[4]	R	GPO3_EN	1	0: Disabled 1: Enabled
				Enables the GPO4 output.
D[3]	R	GPO4_EN	1	0: Disabled 1: Enabled
				Enables the GPO5 output.
D[2]	R	GPO5_EN	1	0: Disabled 1: Enabled
				Enables the GPO6 output.
D[1]	R	GPO6_EN	1	0: Disabled 1: Enabled
D[0]	R	RESERVED	0	Reserved.

### ID (07h)

Format: Unsigned binary

The ID (07h) command configures the 8 most significant bits (MSB) to set the current for all 4 channels.

Bits	Access	Bit Name Default		Description	
D[7:0]	R	MSB_8_BIT_OF_ID_ CURRENT	0000 0000	Sets the 8 MSB for the IDx output current. The current ranges between 0mA and 250mA by connecting a $60.4k\Omega$ resistor from the IMON pin to AGND. These MOTP bits configure the current value for all 4 channels.	

#### ID (08h)

Format: Unsigned binary

The ID (08h) command configures the 2 least significant bits (LSB) to set the current slew rate for all 4 channels.

Bits	Access	Bit Name	Default	Description
D[7:5]	R	RESERVED	000	Reserved.



D[4:3]	R	SLEW_RATE	01	Sets the IDx output's current rising slew rate. These MOTP bits configure the current slew rate for all 4 channels. 00: 1.5mA/µs 01: 0.75mA/µs 10: 0.375mA/µs 11: 0.1875mA/µs
D[1:0]	R	LSB_2_BIT_OF_ID_ CURRENT	00	Sets the 2 LSB for the IDx output current. The current ranges between 0mA and 250mA by connecting a $60.4k\Omega$ resistor from the IMON pin to AGND. These MOTP bits configure the current value for all 4 channels.

### GPO\_CONFIG (0Dh)

Format: Unsigned binary

The GPO\_CONFIG command sets the output status for the GPO1~GPO6 pins.

Bits	Access	Bit Name	Default	Description
D[7]	R	GPO1	0	Sets the GPO1 pin's output status. 0: Output low 1: Output high
D[6]	R	GPO2	0	Sets the GPO2 pin's output status. 0: Output low 1: Output high
D[5]	R	GPO3	0	Sets the GPO3 pin's output status. 0: Output low 1: Output high
D[4]	R	GPO4	0	Sets the GPO4 pin's output status. 0: Output low 1: Output high
D[3]	R	GPO5	0	Sets the GPO5 pin's output status. 0: Output low 1: Output high
D[2]	R	GPO6	0	Sets the GPO6 pin's output status. 0: Output low 1: Output high
D[1:0]	R	RESERVED	00	Reserved.

#### GPO\_PULL-UP (0Eh)

Format: Unsigned binary

The GPO\_PULL-UP commands sets the output structure of the GPO1~GPO6 pins.

Bits	Access	Bit Name	Default Description	
D[7]	R	PL1	0	Sets the GPO1 pin's output structure. 0: Open-drain output. 1: Push-pull output. Internally pull up to VIN2 when it outputs high
D[6]	R	PL2	0	Sets the GPO2 pin's output structure. 0: Open-drain output. 1: Push-pull output. Internally pull up to VIN2 when it outputs high



D[5]	R	PL3	0	Sets the GPO3 pin's output structure. 0: Open-drain output. 1: Push-pull output. Internally pull up to VIN2 when it outputs high
D[4]	R	PL4	0	Sets the GPO4 pin's output structure. 0: Open-drain output. 1: Push-pull output. Internally pull up to VIN2 when it outputs high
D[3]	R	PL5	0	Sets the GPO5 pin's output structure. 0: Open-drain output. 1: Push-pull output. Internally pull up to VIN2 when it outputs high
D[2]	R	PL6	0	Sets the GPO6 pin's output structure. 0: Open-drain output. 1: Push-pull output. Internally pull up to VIN2 when it outputs high
D[1:0]	R	RESERVED	00	Reserved.

### PROTECT (11h)

#### Format: Unsigned binary

The PROTECT command sets the ID1~ID4 pin's output protection mode.

Bits	Access	Bit Name	Default Description	
D[7]	R	ID_SCP_MODE	0	Sets the ID output protection mode. If latch-off mode is enabled, the output can be re-enabled again by $V_{IN1}$ under-voltage lockout (UVLO), $V_{IN2}$ UVLO, LD_ON pin UVLO, EN pin UVLO, or the digital EN bits (including ID_EN bit and the respective IDx_EN bit). 0: Automatically recover after a protection is triggered 1: Latch-off after a protection is triggered
D[6:0]	R	RESERVED	000 0000	Reserved.



# I<sup>2</sup>C REGISTER MAP

Add	Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x00	CTL0	R/W	SYSEN	RESER	RVED (8)	ID_DELAY_BASE_ TIME		RESERVED <sup>(8)</sup>			0000 0000
0x01	CTL1	R/W	ID_EN	ID	_DELAY_SL	ОТ	ID1_EN	ID2_EN	ID3_EN	ID4_EN	0000 1111
0x03	CTL2	R/W	GPO_EN	GPO1_ EN	GPO2_ EN	GPO3_ EN	GPO4_ EN	GPO5_ EN	GPO6_ EN	RESERVED	0111 1110
0x07						MSB_8_BIT_	OF_ID1_CU	RRENT			0000 0000
0x08	ID1	R/W	F	RESERVED (8	)	SLEW	_RATE	RESERVED		_BIT_OF_ID1_ JRRENT	0000 1000
0x09		R/W				MSB_8_BIT_	OF_ID2_CU	RRENT	•		0000 0000
0x0A	ID2	R/W	F	RESERVED (8	)	SLEW	_RATE	RESERVED		_BIT_OF_ID2_ JRRENT	0000 1000
0x0B		R/W				MSB_8_BIT_	OF_ID3_CU	RRENT			0000 0000
0x0C	ID3	R/W	F	RESERVED (8	)	SLEW	_RATE	RESERVED		_BIT_OF_ID3_ JRRENT	0000 1000
0x0D		R/W		MSB_8_BIT_OF_ID4_CURRENT							0000 0000
0x0E	ID4	R/W	RESERVED (8)			SLEW	/_RATE RESERVED		LSB_2_BIT_OF_ID4_ CURRENT		0000 1000
0x19	GPO_ CONFIG	R/W	GPO1	GPO2	GPO3	GPO4	GPO5	GPO6	RES	SERVED (8)	0000 0000
0x1A	GPO_ PULL-UP	R/W	PL1	PL2	PL3	PL4	PL5	PL6	RES	SERVED (8)	0000 0000
0x29	PROTECT	R/W	ID_SCP_ MODE				RESERV	ED <sup>(8)</sup>			0000 0000
0x2D	CTL3	R/W	F	RESERVED <sup>(8</sup>	)	ID_DISC HARGE	RES	ERVED <sup>(8)</sup>	INT_R EFRES H		1111 0000
0x2E	STATUS1	R			RESE	ERVED (8)			ID1_ FLG	ID2_FLG	0000 0000
0x2F	STATUS2	R	ID3_FLG	ID4_FLG		RES	ERVED (8)		GPO1_ FLG	GPO2_FLG	0000 0000
0x30	STATUS3	R	GPO3_ FLG	GPO4_ FLG	GPO5_ FLG	GPO6_ FLG	LD_ON_ FLG	RESERVED	VIN2_ UV	RESERVED	0000 1010
0x31	STATUS4	R	GPO1_ OUTPUT	GPO2_ OUTPUT	GPO3_ OUTPUT	GPO4_ OUTPUT	GPO5_ OUTPUT	GPO6_ OUTPUT	RES	SERVED (8)	0000 0000
0x32	INT	R	F	RESERVED <sup>(8)</sup>			RESERVED <sup>(8)</sup>		OT_ WARN	ОТ	0000 0000
0x34	MASK	R/W	RESERVED <sup>(8)</sup>			ID_SCP_ MSK			OT_ WARN _MSK	OT MSK	0000 0000
0x36	IADJ	R/W				IADJ	_PROGRAM				0000 0000

#### Notes:

8) Do not change the reserved register; otherwise it may work abnormally.

# I<sup>2</sup>C REGISTER DESCRIPTION


# CTL0 (00h)

Format: Unsigned binary

The CTL0 command enables SYS and sets the default ID delay base time.

Bits	Access	Bit Name	Default	Description
D[7] R		SYSEN	0	Enables the system by default. If the VIN1 and EN pin's voltages exceed their ULVO thresholds and the SYSEN bit is set to 1, the MP5491 starts to work.
				0: Disabled 1: Enabled
D[6:5]	R	RESERVED	00	Reserved.
				Sets the default ID current source start-up time. Calculate the start-up delay based on ID_DELAY_SLOT multiplied by ID_DELAY_BASE_TIME.
D[4:3]	R	ID_DELAY_BASE_	00	D[4:3] Slot Base Time (ms)
				00 0.25
				01 0.5
				10 1
				11 2
D[2:0]	R	RESERVED	000	Reserved.

Figure 10 shows the time delays set by ID\_DELAY\_BASE\_TIME.



# CTL1 (01h)

Format: Unsigned binary


The CTL1 command enables the ID block and sets the default start-up delay slot.

Bits	Access	Bit Name	Default Description	
D[7]	D[7] R ID EN 0	Enables the ID block. This bit is masked if ID_DELAY_SLOT is not set to 000.		
[7]	ĸ		0	0: Disabled 1: Enabled



				Sets the default ID turn-on delay default value after the EN bit is set. Calculate the start-up delay based on ID_DELAY_SLOT multiplied by ID_DELAY_BASE_TIME.					
D[6:4]	R	ID_DELAY_SLOT	000	Γ	D[6:4]	Slot	D[6:4]	Slot	1
-[]				[	000	Enable digital EN	100	Slot 4	
					001	Slot 1	101	Slot 5	
					010	Slot 2	110	Slot 6	
					011	Slot 3	111	Slot 7	
				Ena	ables ID1.				
D[3]	R ID1_EN 1	1	-	)isabled Inabled					
				Enables ID2.					
D[2]	R	ID2_EN	1	-	isabled Inabled				
			1	Ena	ables ID3.				
D[1]	R	ID3_EN		-	isabled nabled				
		ID4_EN		Ena	ables ID4.				
D[0]	R		1	-	)isabled Inabled				

Figure 11 shows the turn-on delays set by ID\_DELAY\_SLOT.



#### CTL2 (03h)

Format: Unsigned binary

The CTL2 command enables the GPO1~GPO6 pins.

Bits	Access	Bit Name	Default	Description
D[7]	R/W	GPO_EN	0	Enables every GPOx. When this bit is high, the GPOx pins can operate. 0: Disabled 1: Enabled
D[6]	R/W	GPO1_EN	1	Enables GPO1. 0: Disabled 1: Enabled



				Enables GPO2.
D[5]	R/W	GPO2_EN	1	0: Disabled 1: Enabled
				Enables GPO3.
D[4]	R/W	GPO3_EN	1	0: Disabled 1: Enabled
		GPO4_EN		Enables GPO4.
D[3]	R/W		1	0: Disabled 1: Enabled
				Enables GPO5.
D[2]	R/W	GPO5_EN	1	0: Disabled 1: Enabled
				Enables GPO6.
D[1]	R/W	GPO6_EN	1	0: Disabled 1: Enabled
D[0]	R/W	RESERVED	0	Reserved.

### ID1 (07h/08h)

#### Format: Unsigned binary

The ID1 command sets the ID1 pin's current and slew rate.

#### ID1 (07h)

Bits	Access	Bit Name	Default	Description
D[7:0]	R/W	MSB_8_BIT_OF_ID1_ CURRENT	0000 0000	Set the ID1 current from 0mA to 250mA via register ID1 (07h, bits D[7:0] and 08h, bits D[1:0]). Each step is 0.25mA.The current is 0.25mA x Decimal (the register value). Setting these bits to 0 may shutdown this IC or result in an offset current.

#### ID1 (08h)

Bits	Access	Bit Name	Default	Description
D[7:5]	R/W	RESERVED	000	Reserved.
D[4:3]	R/W	SLEW_RATE	01	Sets the ID1 pin's slew rate. 00: 1.5mA/µs 01: 0.75mA/µs 10: 0.375mA/µs 11: 0.1875mA/µs
D[2]	R/W	RESERVED	0	Reserved.
D[1:0]	R/W	LSB_2_BIT_OF_ID1_ CURRENT	00	Set the ID1 current from 0mA to 250mA via register ID1 (07h, bits D[7:0] and 08h, bits D[1:0]). Each step is 0.25mA.The current is 0.25mA x Decimal (the register value). Setting these bits to 0 may shutdown this IC or result in an offset current.



### ID2 (09h/0Ah)

Format: Unsigned binary

The ID2 command sets the ID2 pin's current and slew rate.

#### ID2 (09h)

Bits	Access	Bit Name	Default	Description
D[7:0]	R/W	MSB_8_BIT_OF_ID2_ CURRENT	0000 0000	Set the ID2 current from 0mA to 250mA via register ID2 (09h, bits D[7:0] and 0Ah, bits D[1:0]). Each step is 0.25mA.The current is 0.25mA x Decimal (the register value). Setting these bits to 0 may shutdown this IC or result in an offset current.

#### ID2 (0Ah)

Bits	Access	Bit Name	Default	Description
D[7:5]	R/W	RESERVED	000	Reserved.
D[4:3]	R/W	SLEW_RATE	01	Sets the ID2 pin's slew rate. 00: 1.5mA/µs 01: 0.75mA/µs 10: 0.375mA/µs 11: 0.1875mA/µs
D[2]	R/W	RESERVED	0	Reserved.
D[1:0]	R/W	LSB_2_BIT_OF_ID2_ CURRENT	00	Set the ID2 current from 0mA to 250mA via register ID2 (09h, bits D[7:0] and 0Ah, bits D[1:0]). Each step is 0.25mA.The current is 0.25mA x Decimal (the register value). Setting these bits to 0 may shutdown this IC or result in an offset current.

### ID3 (0Bh/0Ch)

Format: Unsigned binary

The ID3 command sets the ID3 pin's current and slew rate.

### ID3 (0Bh)

Bits	Access	Bit Name	Default	Description
D[7:0]	R/W	MSB_8_BIT_OF_ID3_ CURRENT	0000 0000	Set the ID3 current from 0mA to 250mA via register ID3 (0Bh, bits D[7:0] and 0Ch, bits D[1:0]). Each step is 0.25mA.The current is 0.25mA x Decimal (the register value). Setting these bits to 0 may shutdown this IC or result in an offset current.

#### ID3 (0Ch)

Bits	Access	Bit Name	Default	Description
D[7:5]	R/W	RESERVED	000	Reserved.
D[4:3]	R/W	SLEW_RATE	01	Sets the ID3 pin's slew rate. 00: 1.5mA/µs 01: 0.75mA/µs 10: 0.375mA/µs 11: 0.1875mA/µs
D[2]	R/W	RESERVED	0	Reserved.



D[1:0]	R/W	LSB_2_BIT_OF_ID3_ CURRENT	00	Set the ID3 current from 0mA to 250mA via register ID3 (0Bh, bits D[7:0] and 0Ch, bits D[1:0]). Each step is 0.25mA.The current is 0.25mA x Decimal (the register value). Setting these bits to 0 may shutdown this IC or result in an offset current.
--------	-----	------------------------------	----	---

### ID4 (0Dh/0Eh)

Format: Unsigned binary

The ID4 command sets the ID4 pin's current and slew rate.

#### ID4 (0Dh)

Bits	Access	Bit Name	Default	Description
D[7:0]	R/W	MSB_8_BIT_OF_ID4_ CURRENT	0000 0000	Set the ID4 current from 0mA to 250mA via register ID4 (0Dh, bits D[7:0] and 0Eh, bits D[1:0]). Each step is 0.25mA.The current is 0.25mA x Decimal (the register value). Setting these bits to 0 may shutdown this IC or result in an offset current.

#### ID4 (0Eh)

Bits	Access	Bit Name	Default	Description
D[7:5]	R/W	RESERVED	000	Reserved.
D[4:3]	R/W	SLEW_RATE	01	Sets the ID4 pin's slew rate. 00: 1.5mA/µs 01: 0.75mA/µs 10: 0.375mA/µs 11: 0.1875mA/µs
D[2]	R/W	RESERVED	0	Reserved.
D[1:0]	R/W	LSB_2_BIT_OF_ID4_ CURRENT	00	Set the ID4 current from 0mA to 250mA via register ID4 (0Dh, bits D[7:0] and 0Eh, bits D[1:0]). Each step is 0.25mA.The current is 0.25mA x Decimal (the register value). Setting these bits to 0 may shutdown this IC or result in an offset current.

### GPO\_CONFIG (19h)

Format: Unsigned binary

The GPO\_CONFIG command sets the output status for the GPO1~GPO6 pins.

Bits	Access	Bit Name	Default	Description
D[7]	R/W	GPO1	0	Sets the GPO1 pin's output status. 0: Output low 1: Output high
D[6]	R/W	GPO2	0	Sets the GPO2 pin's output status. 0: Output low 1: Output high
D[5]	R/W	GPO3	0	Sets the GPO3 pin's output status. 0: Output low 1: Output high
D[4]	R/W	GPO4	0	Sets the GPO4 pin's output status. 0: Output low 1: Output high



D[3]	R/W	GPO5	0	Sets the GPO5 pin's output status. 0: Output low 1: Output high
D[2]	R/W	GPO6	0	Sets the GPO6 pin's output status. 0: Output low 1: Output high
D[1:0]	R/W	RESERVED	00	Reserved.

### GPO\_PULL-UP (1Ah)

Format: Unsigned binary

The GPO\_PULL-UP command sets the output structure of the GPO1~GPO6 pins.

Bits	Access	Bit Name	Default	Description
				Sets the GPO1 pin's output structure.
D[7]	R/W	PL1	0	0: Open-drain output. 1: Push-pull output. Internally pull up to VIN2 when it outputs high
				Sets the GPO2 pin's output structure.
D[6]	R/W	PL2	0	0: Open-drain output. 1: Push-pull output. Internally pull up to VIN2 when it outputs high
				Sets the GPO3 pin's output structure.
D[5]	R/W	PL3	0	0: Open-drain output. 1: Push-pull output. Internally pull up to VIN2 when it outputs high
				Sets the GPO4 pin's output structure.
D[4]	R/W	PL4	0	0: Open-drain output. 1: Push-pull output. Internally pull up to VIN2 when it outputs high
				Sets the GPO5 pin's output structure.
D[3]	R/W	PL5	0	0: Open-drain output. 1: Push-pull output. Internally pull up to VIN2 when it outputs high
				Sets the GPO6 pin's output structure.
D[2]	R/W	PL6	0	0: Open-drain output. 1: Push-pull output. Internally pull up to VIN2 when it outputs high
D[1:0]	R/W	RESERVED	00	Reserved.

#### PROTECT (29h)

Format: Unsigned binary

The PROTECT command sets the ID short-circuit protection (SCP) mode.

Bits	Access	Bit Name	Default	Description
D[7]	R/W	ID_SCP_MODE	0	Sets the ID protection mode after triggering the laser short- circuit condition. If latch-off mode is enabled, VIN1, VIN2, EN, LD_ON or the digital EN (including the ID_EN bit and respective IDx_EN bits) are re-enabled can start up again. 0: Automatically recover 1: Latch-off



D[6:0] R/W RESERVED 000 0000 Reserved.

### CTL3 (2Dh)

Format: Unsigned binary

The CTL3 command enables the ID1~ID4 pin's discharge feature and refreshes INT.

Bits	Access	Bit Name	Default	Description
D[7:5]	R/W	RESERVED	111	Reserved.
D[4]	R/W	ID_DISCHARGE	1	Enables the ID discharge feature. 0: Do not discharge 1: Discharge when ID is disabled
D[3]	R/W	RESERVED	0	Reserved.
D[2]	R/W	INT_REFRESH	0	Warn refresh all I <sup>2</sup> C code to default value. 0: Do not refresh 1: Force a refresh then automatically recover to 0
D[1:0]	R/W	RESERVED	00	Reserved.

#### STATUS1 (2Eh)

Format: Unsigned binary

The STATUS1 command monitors the operation statuses of ID1 and ID2.

Bits	Access	Bit Name	Default	Description
D[7:2]	R	RESERVED	0000 00	Reserved.
D[1]	R	ID1_FLG	0	Indicates the ID1 pin's operation status. 0: Disabled 1: Enabled
D[0]	R	ID2_FLG	0	Indicates the ID2 pin's operation status. 0: Disabled 1: Enabled

#### STATUS2 (2Fh)

Format: Unsigned binary

The STATUS2 command monitors operation statuses of ID3, ID4, GPO1. and GPO2.

Bits	Access	Bit Name	Default	Description
D[7]	R	ID3_FLG	0	Indicates the ID3 pin's operation status. 0: Disabled 1: Enabled
D[6]	R	ID4_FLG	0	Indicates the ID4 pin's operation status. 0: Disabled 1: Enabled
D[5:2]	R	RESERVED	0000	Reserved.
D[1]	R	GPO1_FLG	0	Indicates the GPO1 port's operation status. 0: Disabled 1: Enabled



D[0]	R	GPO2_FLG	0	Indicates the GPO2 port's operation status. 0: Disabled 1: Enabled
------	---	----------	---	--

#### STATUS3 (30h)

#### Format: Unsigned binary

The STATUS3 command monitors operation statuses of GPO3~GPO6, LD\_ON, and VIN2\_UV.

Bits	Access	Bit Name	Default	Description
				Indicates the GPO3 port's operation status.
D[7]	R	GPO3_FLG	0	0: Disabled 1: Enabled
				Indicates the GPO4 port's operation status.
D[6]	R	GPO4_FLG	0	0: Disabled 1: Enabled
				Indicates the GPO5 port's operation status.
D[5]	R	GPO5_FLG	0	0: Disabled 1: Enabled
				Indicates the GPO6 port's operation status.
D[4]	R	GPO6_FLG	0	0: Disabled 1: Enabled
				Indicates the LD_ON operation status.
D[3]	R	LD_ON FLG	1	0: Disabled 1: Enabled
D[2]	R	RESERVED	0	Reserved.
		VIN2_UV	1	Indicates the $V_{IN2}$ under-voltage lockout (UVLO) status.
D[1]	R			0: Not good 1: Good
D[0]	R	RESERVED	0	Reserved.

### STATUS4 (31h)

Format: Unsigned binary

The STATUS4 command monitors the output statuses of GPO1~GPO6.

Bits	Access	Bit Name	Default	Description
D[7]	R	GPO1_OUTPUT	0	Indicates the GPO1 pin's output status. 0: Low 1: High
D[6]	R	GPO2_OUTPUT	0	Indicates the GPO2 pin's output status. 0: Low 1: High
D[5]	R	GPO3_OUTPUT	0	Indicates the GPO3 pin's output status. 0: Low 1: High
D[4]	R	GPO4_OUTPUT	0	Indicates the GPO4 pin's output status. 0: Low 1: High



D[3]	R	GPO5_OUTPUT	0	Indicates the GPO5 pin's output status. 0: Low 1: High
D[2]	R	GPO6_OUTPUT	0	Indicates the GPO6 pin's output status. 0: Low 1: High
D[1:0]	R	RESERVED	00	Reserved.

### INT (32h)

#### Format: Unsigned binary

The INT command monitors the statuses of ID\_SCP, OT\_WARN, and OT.

Bits	Access	Bit Name	Default	Description
D[7:5]	R	RESERVED	000	Reserved.
D[4]	R	ID SCP	0	Indicates the ID short-circuit protection (SCP) status and controls the INT pin.
				0: Good 1: Not good
D[3:2]	R	RESERVED	00	Reserved.
D[1]	R		_	Indicates the over-temperature (OT) warning status and controls the INT pin.
נוש	ĸ	OT_WARN	0	0: Good 1: Not good
				Indicates the OT status and controls the INT pin.
D[0]	R	ОТ	0	0: Good 1: Not good

### MASK (34h)

#### Format: Unsigned binary

The MASK command masks the INT pin's behavior.

Bits	Access	Bit Name	Default	Description		
D[7:5]	R/W	RESERVED	000	Reserved.		
D[4]	R/W	ID_SCP_MSK	0	When this bit is set to 0, the ID_SCP bit is not masked and controls the INT pin. 0: Not masked 1: Masked		
D[3:2]	R/W	RESERVED	00	Reserved.		
D[1]	R/W	OT_WARN_MSK	0	<ul><li>When this bit is set to 0, the OT_WARN bit is not masked and controls the INT pin.</li><li>0: Not masked</li><li>1: Masked</li></ul>		
D[0]	R/W	OT_MSK	0	When this bit is set to 0, the OT bit is not masked and controls the INT pin. 0: Not masked 1: Masked		



# IADJ (36h)

Format: Unsigned binary

The IADJ command sets the IADJ pin's sink/source current.

Bits	Access	Bit Name	Default	Description			
D[7]	R/W	IADJ_PROGRAM	0	<ul> <li>0: Use a source current from the MP5491 to the b converter's FB resistor divider to regulate the buck's out voltage lower</li> <li>1: Use a sink current from the buck converter's FB res divider to the ground through the MP5491's IADJ pin. This regulate the buck's output voltage to be higher than the resistor divider's set voltage</li> </ul>			
	R/W		000 0000	These bits set the IADJ's current. Each step is 0.122µA.			
				When selecting a source: The IADJ current is 0.122µA x Decimal (register value) The buck converter's output can be calculated with the following equation: $\left(1+\frac{R_{TOP}}{R_{BOT}}\right)x V_{FB}-R_{TOP} x IADJ$			
D[6:0]				$(R_{BOT})$ Where $R_{TOP}$ and $R_{BOT}$ is buck converter feedback resistor, $V_{FB}$ is buck reference voltage.			
				When selecting a sink: The IADJ current is $15.5\mu$ A - $0.122\mu$ A x Decimal (register value). The buck converter's output can be calculated with the			
				following equation:			
				$\left(1+\frac{R_{TOP}}{R_{BOT}}\right)$ x V <sub>FB</sub> +R <sub>TOP</sub> x IADJ			

# **APPLICATION INFORMATION**

### Selecting the Output Capacitor

The output capacitors (C4~C7) help to reduces noise. It is recommended to use  $1\mu$ F ceramic capacitors for the best performance.

#### **Selecting the Input Capacitor**

For stable operation, decoupling capacitors (C1 and C2) are required between VIN1/VIN2 and connected to the GND pins. It is recommended to add  $10\mu$ F ceramic capacitors on the VIN1/VIN2 pins.

#### **IMON Setting**

The MP5491 can set 0.25mA/LSB for the IDx output, and it supports up to 250mA of current sourcing with a  $60.4k\Omega$  resistor connected from IMON to AGND.

#### **Design Example**

Table 2 lists a design example following the application guidelines for the specifications below.


#### Table 2: Design Example

V <sub>IN1</sub>	3.3V		
VIN2	1.8V		
ID1~ID4	100mA		


#### **PCB Layout Guidelines**

PCB layout is critical for ripple rejection and thermal performance. For the best results, refer to follow the guidelines and refer to Figure 12:

- 1. Place the capacitor (C1 and C3) as close as possible to the VIN1/REF and AGND pins.
- Place the capacitor (C2, and C4~C7) as close as possible to the VIN2/ID1~ID4 and PGND pins.
- 3. All the input and output capacitors' grounds should be connected to the PGND pins with short and wide traces.



Top Layer



Bottom Layer Figure 12: Recommended PCB Layout



# **TYPICAL APPLICATION CIRCUIT**






Figure 13: Typical Application Circuit



# **PACKAGE INFORMATION**







TOP VIEW







#### **RECOMMENDED LAND PATTERN**



#### NOTE:

1) ALL DIMENSIONS ARE IN MILLIMETERS.


2) BALL COPLANARITY SHALL BE 0.05 MILLIMETER MAX.


3) JEDEC REFERENCE IS MO-211.

4) DRAWING IS NOT TO SCALE.



# CARRIER INFORMATION





Part Number	Package Description	Quantity/ Reel	Quantity/ Tube	Quantity/ Tray	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
MP5491GC- xxxx-Z	WLCSP-36 (3mmx4.25mm)	5000	N/A	N/A	13in	12mm	8mm



# **REVISION HISTORY**

Revision #	<b>Revision Date</b>	Description	Pages Updated
1.0	3/29/2024	Initial Release	-

**Notice:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.