

# 16-bit Proprietary Microcontroller

CMOS

## F<sup>2</sup>MC-16LX MB90800 Series

### MB90802/802S/803/803S/F804/V800

#### ■ DESCRIPTION

The MB90800 series is a general-purpose 16-bit microcontroller that has been developed for high-speed real-time processing required for industrial and office automation equipment and process control, etc. The LCD controller of 48 segment four common is built into.

Instruction set has taken over the same AT architecture as in the F<sup>2</sup>MC-8L and F<sup>2</sup>MC-16L, and is further enhanced to support high level languages, extend addressing mode, enhanced divide/multiply instructions with sign and enrichment of bit processing. In addition, long word processing is now available by introducing a 32-bit accumulator.

#### ■ FEATURES

##### • Clock


- Built-in PLL clock frequency multiplication circuit
- Operating clock (PLL clock) : divided-by-2 of oscillation (at oscillation of 6.25 MHz) or 1 to 4 times the oscillation (at oscillation of 6.25 MHz to 25 MHz).
- Minimum instruction execution time of 40.0 ns (at oscillation of 6.25 MHz, four times the PLL clock, operation at Vcc = 3.3 V)

##### • The maximum memory space:16 MB

- 24-bit internal addressing
- Bank addressing

(Continued)

#### ■ PACKAGE



# MB90800 Series

(Continued)

- **Optimized instruction set for controller applications**
  - Wide choice of data types (bit, byte, word, and long word)
  - Wide choice of addressing modes (23 types)
  - High code efficiency
  - Enhanced high-precision computing with 32-bit accumulator
  - Enhanced Multiply/Divide instructions with sign and the RETI instruction
- **Instruction system compatible with high-level language (C language) and multitask**
  - Employing system stack pointer
  - Instruction set has symmetry and barrel shift instructions
- **Program Patch Function (2 address pointer)**
- **4-byte instruction queue**
- **Interrupt function**
  - The priority level can be set to programmable.
  - Interrupt function with 32 factors
- **Data transfer function**
  - Expanded intelligent I/O service function (EI<sup>2</sup>OS): Maximum of 16 channels
- **Low Power Consumption Mode**
  - Sleep mode (a mode that halts CPU operating clock)
  - Time-base timer mode (a mode that operates oscillation clock and time-base timer)
  - Watch mode (mode in which only the subclock and watch timers operate)
  - Stop mode (a mode that stops oscillation clock and sub clock)
  - CPU blocking mode (operating CPU at each set cycle)
- **Package**
  - QFP-100 (FPT-100P-M06:0.65 mm pin pitch)
- **Process : CMOS technology**

## ■ PRODUCT LINEUP

Part number	MB90V800	MB90F804-101/201	MB90802/S	MB90803/S			
Type	Evaluation product	FLASH MEMORY products	Mask ROM products				
System clock	On-chip PLL clock multiplication method( $\times 1, \times 2, \times 3, \times 4, 1/2$ when PLL stops) Minimum instruction execution time of 40.0 ns (at oscillation of 6.25 MHz, four times the PLL clock)						
ROM capacity	No	256 KB	128 KB				
RAM capacity	28 KB	16 KB	2 KB	4 KB			
CPU functions	Number of basic instructions : 351 Minimum instruction execution time : 40.0 ns/6.25 MHz oscillator (When four times is used : machine clock 25 MHz, Power supply voltage : 3.3 V $\pm 0.3$ V) Addressing type : 23 types Program Patch Function : 2 address pointers The maximum memory space : 16MB						
Ports	I/O port (CMOS) 68 ports (shared with resources), (70 ports when the subclock is not used)						
LCD controller/driver	Segment driver that can drive the LCD panel (liquid crystal display) directly, and common driver 48 SEG $\times$ 4 COM						
16-bit input/output timer	16-bit free-run timer	1 channel Overflow interrupt					
	Output compare (OCU)	2 channels Pin input factor: matching of the compare register					
	Input capture (ICU)	2 channels Rewriting a register value upon a pin input (rising edge, falling edge, or both edges)					
16-bit Reload Timer	16-bit reload timer operation (toggle output, single shot output selectable) The event count function is optional. The event count function is optional. Three channels are built in.						
16-bit PPG timer	Output pin $\times$ 2 ports Operating clock frequency : fcp, fcp/22, fcp/24, fcp/26 Two channels are built in.						
Timebase timer	1 channel						
Watchdog timer	1 channel						
Timer clock output circuit	Clock with a frequency of external input clock divided by 16/32/64/128 can be output externally.						
I <sup>2</sup> C bus	I <sup>2</sup> C Interface. 1 channel is built-in.						
8/10-bit A/D converter	12 channels (input multiplex) The 8-bit resolution or 10-bit resolution can be set. Conversion time : 5.9 $\mu$ s (When machine clock 16.8 MHz works).						
UART	Full-duplex double buffer Asynchronous/synchronous transmit (with start/stop bits) are supported. Two channels are built in.						
Extended I/O serial interface	Two channels are built in.						
Interrupt delay interrupt	Four channel independence (A/D input and using combinedly) Interrupt causes : "L" $\rightarrow$ "H" edge/"H" $\rightarrow$ "L" edge/"L" level/"H" level selectable						

(Continued)


# MB90800 Series

(Continued)

Part number	MB90V800	MB90F804-101/201	MB90803/S
DTP/External interrupt	8 channels (The 8 channels include with the shared A/D input) Interrupt causes : "L"→"H" edge/"H"→"L" edge/"L" level/"H" level selectable		
Low Power Consumption Mode	Sleep mode/Time-base timer mode/Watch mode/Stop mode/CPU intermittent mode		
Process	CMOS		
Operating voltage	2.7 V to 3.6 V		

## ■ PIN ASSIGNMENT

(TOP VIEW)



(FPT-100P-M06)

# MB90800 Series

## ■ PIN DESCRIPTION

Pin No.	Pin Name	I/O Circuit Type*	Status/function at reset	Function	
92, 93	X0, X1	A	Oscillation status	It is a terminal which connects the oscillator. When connecting an external clock, leave the x1 pin unconnected.	
13, 14	X0A, X1A	B	Oscillation status	It is 32 kHz oscillation pin. (Dual-line model)	
	P90, P91	G	Port input (High-Z)	General purpose input/output port. (Single-line model)	
51	MD2	M	Mode Pins	Input pin for selecting operation mode. Connect directly to Vss.	
52, 53	MD1, MD0	L	Mode Pins	Input pin for selecting operation mode. Connect directly to Vcc.	
54	$\overline{RST}$	K	Reset input	External reset input pin.	
63, 64, 67 to 76	SEG0 to SEG11	D	LCD SEG output	A segment output terminal of the LCD controller/driver.	
77 to 84	SEG12 to SEG19	E	Port input (High-Z)	A segment output terminal of the LCD controller/driver.	
	P00 to P07			General purpose input/output port.	
85 to 89, 94 to 96	SEG20 to SEG27	E		A segment output terminal of the LCD controller/driver.	
	P10 to P17			General purpose input/output port.	
97 to 100, 1 to 4	SEG28 to SEG35	E		A segment output terminal of the LCD controller/driver.	
	P20 to P27			General purpose input/output port.	
5	SEG36	E		A segment output terminal of the LCD controller/driver.	
	P30			General purpose input/output port.	
	SO3			Serial data output pin of serial I/O ch.3. Valid when serial data output of serial I/O ch.3 is enabled.	
6	SEG37	E		A segment output terminal of the LCD controller/driver.	
	P31			General purpose input/output port.	
	SC3			Serial clock I/O pin of serial I/O ch.3. Valid when serial clock output of serial I/O ch.3 is enabled.	

(Continued)

# MB90800 Series

Pin No.	Pin Name	I/O Circuit Type*	Status/function at reset	Function	
7	SEG38	E	Port input (High-Z)	A segment output terminal of the LCD controller/driver.	
	P32			General purpose input/output port.	
	SI3			Serial data input pin of serial I/O ch.3. This pin may be used during serial I/O ch.3 in input mode, so it cannot use as other pin function.	
8	SEG39	E		A segment output terminal of the LCD controller/driver.	
	P33			General purpose input/output port.	
	TMCK			Timer clock output pin. It is effective when permitting the power output.	
9, 10	SEG40, SEG41	E		A segment output terminal of the LCD controller/driver.	
	P34, P35			General purpose input/output port.	
	IC0, IC1			External trigger input pin of input capture ch.0/ch.1.	
11, 12	SEG42, SEG43	E		A segment output terminal of the LCD controller/driver.	
	P36, P37			General purpose input/output port.	
	OCU0, OCU1			Output terminal for the Output Compares.	
17 to 21	LED0 to LED4	F		It is a output terminal for LED ( $I_{OL} = 15 \text{ mA}$ ).	
	P40 to P44			General purpose input/output port.	
22 to 24	LED5 to LED7	F		It is a output terminal for LED ( $I_{OL} = 15 \text{ mA}$ ).	
	P45 to P47			General purpose input/output port.	
	TOT0 to TOT2			External event output pin of reload timer ch.0 to ch.2. It is effective when permitting the external event output.	
25, 26	SEG44, SEG45	E		A segment output terminal of the LCD controller/driver.	
	P50, P51			General purpose input/output port.	
	TIN0, TIN1			External clock input pin of reload timer ch.0, ch.1. It is effective when permitting the external clock input.	

(Continued)

# MB90800 Series

Pin No.	Pin Name	I/O Circuit Type*	Status/function at reset	Function	
27	SEG46	E		A segment output terminal of the LCD controller/driver.	
	P52			General purpose input/output port.	
	TIN2			External clock input pin of reload timer ch.2. It is effective when permitting the external clock input.	
	PPG0			PPG timer (ch.0) output pin.	
28	SEG47	E		A segment output terminal of the LCD controller/driver.	
	P53			General purpose input/output port.	
	PPG1			PPG (ch.1) timer output pin.	
29	SIO	G	Port input (High-Z)	Serial data input pin of UART ch.0. This pin may be used during UART ch.0 in receiving mode, so it cannot use as other pin function.	
	P54			General purpose input/output port.	
30	SC0	G		Serial clock input/output pin of UART ch.0. It is effective when permitting the serial clock output of UART ch.0.	
	P55			General purpose input/output port.	
31	SO0	G		Serial data output pin of UART ch.0. It is effective when permitting the serial clock output of UART ch.0.	
	P56			General purpose input/output port.	
33	SI1	G		Serial data input pin of UART ch.1. This pin may be used during UART ch.1 in receiving mode, so it cannot use as other pin function.	
	P57			General purpose input/output port.	
34	P76	G		General purpose input/output port.	
36 to 40	AN0 to AN4	I		Analog input pin ch.0 to ch.4 of A/D converter. Enabled when analog input setting is "enabled "(set by ADER).	
	P60 to P64			General purpose input/output port.	

(Continued)

# MB90800 Series

Pin No.	Pin Name	I/O Circuit Type*	Status/function at reset	Function
41 to 43	AN5 to AN7	I	Analog input (High-Z)	Analog input pin ch.5 to ch.7 of A/D converter. Enabled when analog input setting is " enabled ".
	P65 to P67			General purpose input/output port.
	INT0 to INT2			Functions as an external interrupt ch.0 to ch.2 input pin.
45	AN8	I		Analog input pin ch.8 of A/D converter. Enabled when analog input setting is " enabled ".
	P70			General purpose input/output port.
	INT3			Functions as an external interrupt ch.3 input pin.
46	AN9	I		Analog input pin ch.9 of A/D converter. Enabled when analog input setting is " enabled ".
	P71			General purpose input/output port.
	SC1			Serial clock input/output pin of UART ch.1. It is effective when permitting the serial clock output of UART ch.1.
47	AN10	I	Port input (High-Z)	Analog input pin ch.10 of A/D converter. Enabled when analog input setting is " enabled ".
	P72			General purpose input/output port.
	SO1			Serial data output pin of serial I/O ch.1. Valid when serial data output of serial I/O ch.1 is enabled.
48	AN11	I		Analog input pin ch.11 of A/D converter. Enabled when analog input setting is " enabled ".
	P73			General purpose input/output port.
	SI2			Serial data input pin of serial I/O ch.2. This pin may be used during serial I/O ch.2 in input mode, so it cannot use as other pin function.

(Continued)






# MB90800 Series

(Continued)

Pin No.	Pin Name	I/O Circuit Type*	Status/function at reset	Function
49	SDA	H	Port input (High-Z)	Data input/output pin of I <sup>2</sup> C Interface. This pin is enabled when the I <sup>2</sup> C interface is operated. While the I <sup>2</sup> C interface is running, the port must be set for input use.
	P74			General purpose input/output port. (N-ch open-drain, withstand voltage of 5 V.)
	SC2			Serial clock input pin of serial I/O ch.2. Valid when serial clock output of serial I/O ch.2 is enabled.
50	SCL	H	Port input (High-Z)	Clock input/output pin of I <sup>2</sup> C Interface. This pin is enabled when the I <sup>2</sup> C interface is operated. While the I <sup>2</sup> C interface is running, the port must be set for input use.
	P75			General purpose input/output port. (N-ch open-drain, withstand voltage of 5 V.)
	SO2			Serial data output pin of serial I/O ch.2. Valid when serial data output of serial I/O ch.2 is enabled.
55 to 57	V0 to V2	J	LCD drive power supply input	LCD controller/driver. Reference power terminals of LCD controller/driver.
	P80 to P82			General purpose input/output port.
59, 60	COM0, COM1	D	LCD COM output	A common output terminal of the LCD controller/driver.
61, 62	P83, P84	E	Port input (High-Z)	General purpose input/output port.
	COM2, COM3			A common output terminal of the LCD controller/driver.
32	AVcc	C	Power supply	A/D converter exclusive power supply input pin.
35	AVss	C		A/D converter-exclusive GND power supply pin.
58	V3	J		LCD controller/driver Reference power terminals of LCD controller/driver.
15, 65, 90	Vcc	—		These are power supply input pins.
16, 44, 66, 91	Vss	—		GND power supply pin.





\* : Refer to "■ I/O CIRCUIT TYPE" for I/O circuit type.

## ■ I/O CIRCUIT TYPE

Type	Circuit	Remarks
A	 <p>Clock input Standby control signal</p>	Oscillation feedback resistance : 1 MΩ approx.
B	 <p>Clock input Standby control signal</p>	Low-rate oscillation feedback resistor, approx. 10 MΩ
C	 <p>AVP</p>	Analog power supply input protection circuit
D	 <p>LCDC output</p>	LCDC output
E	 <p>LCDC output Input signal Standby control signal</p>	<ul style="list-style-type: none"> <li>CMOS output</li> <li>LCDC output</li> <li>Hysteresis input (With input interception function at standby)</li> </ul>





(Continued)

# MB90800 Series

Type	Circuit	Remarks
F	 <p>Input signal Standby control signal</p>	<ul style="list-style-type: none"> <li>CMOS output (Heavy-current <math>I_{OL} = 15 \text{ mA}</math> for LED drive)</li> <li>Hysteresis input (With input interception function at standby)</li> </ul>
G	 <p>Input signal Standby control signal</p>	<ul style="list-style-type: none"> <li>CMOS output</li> <li>CMOS hysteresis input (With input interception function at standby)</li> </ul> <p>Notes : • The I/O port and internal resources share one output buffer for their outputs. • The I/O port and internal resources share one input buffer for their input.</p>
H	 <p>Input signal Standby control signal</p>	<ul style="list-style-type: none"> <li>Hysteresis input (With input interception function at standby)</li> <li>N-ch open drain output</li> </ul>
I	 <p>Input signal Standby control signal</p> <p>A/D converter Analog input</p>	<ul style="list-style-type: none"> <li>CMOS output</li> <li>CMOS hysteresis input (With input interception function at standby)</li> <li>Analog input (If the bit of analog input enable register = 1, the analog input of A/D converter is enabled.)</li> </ul> <p>Notes : • The I/O port and internal resources share one output buffer for their outputs. • The I/O port and internal resources share one input buffer for their input.</p>

(Continued)

(Continued)

Type	Circuit	Remarks
J		<ul style="list-style-type: none"> <li>CMOS output</li> <li>CMOS hysteresis input (With input interception function at standby)</li> <li>LCD drive power supply input</li> </ul>
K		CMOS hysteresis input with pull-up resistor.
L		CMOS hysteresis input
M		CMOS hysteresis input with pull-down resistor

# MB90800 Series

## ■ HANDLING DEVICES

### 1. Preventing Latch-up, Turning on Power Supply

Latch-up may occur on CMOS IC under the following conditions:

- If a voltage higher than  $V_{CC}$  or lower than  $V_{SS}$  is applied to input and output pins,
- A voltage higher than the rated voltage is applied between  $V_{CC}$  pin and  $V_{SS}$  pin.
- If the  $AV_{CC}$  power supply is turned on before the  $V_{CC}$  voltage.

Ensure that you apply a voltage to the analog power supply at the same time as  $V_{CC}$  or after you turn on the digital power supply (when you perform power-off, turn off the analog power supply first or at the same time as  $V_{CC}$  and the digital power supply).

When latch-up occurs, power supply current increases rapidly and might thermally damage elements. When using CMOS IC, take great care to prevent the occurrence of latch-up.

### 2. Treatment of unused pins

If unused input pins are left open, they may cause abnormal operation or latch-up which may lead to permanent damage to the semiconductor. Any such pins should be pulled up or pulled down through resistance of at least  $2\text{ k}\Omega$ .

Any unused input/output pins should be left open in output status, or if found set to input status, they should be treated in the same way as input pins.

Any unused output pins should be left open.


### 3. Treatment of A/D converter power supply pins

Even if the A/D converter is not used, pins should be connected so that  $AV_{CC} = V_{CC}$ , and  $AV_{SS} = V_{SS}$ .

### 4. About the attention when the external clock is used


In using an external clock, drive pin X0 only and leave pin X1 open.

The example of using an external clock is shown below.



Please set X0A = GND and X1A = open without subclock mode.

The following figure shows the using sample.



## 5. Treatment of power supply pins (V<sub>cc</sub>/V<sub>ss</sub>)

In products with multiple V<sub>cc</sub> or V<sub>ss</sub> pins, the pins of the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect all power supply pins to external power supply and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with the V<sub>cc</sub> and V<sub>ss</sub> pins of this device at the low impedance.

It is also advisable to connect a ceramic capacitor of approximately 0.1 μF as a bypass capacitor between V<sub>cc</sub> and V<sub>ss</sub> near this device.

## 6. About Crystal oscillators circuit

Noise near the X0/X1 pins and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1 pins and X0A/X1A pins, the crystal oscillator (or the ceramic oscillator) and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended to design the PC board artwork with the X0/X1 pins and X0A/X1A pins surrounded by ground plane because stable operation can be expected with such a layout.

Please ask the crystal maker to evaluate the oscillational characteristics of the crystal and this device.

## 7. Caution on Operations during PLL Clock Mode

On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, Fujitsu will not guarantee results of operations if such failure occurs.

## 8. Stabilization of Supply Power Supply

A sudden change in the supply voltage may cause the device to malfunction even within the V<sub>cc</sub> supply voltage operating range. Therefore, the V<sub>cc</sub> supply voltage should be stabilized. For reference, the supply voltage should be controlled so that V<sub>cc</sub> ripple variations (peak- to-peak values) at commercial frequencies (50 MHz/60 MHz) fall below 10% of the standard V<sub>cc</sub> supply voltage and the coefficient of fluctuation does not exceed 0.1 V/ms at instantaneous power switching.

## 9. Note on Using the two-subsystem product as one-subsystem product


If you are using only one subsystem of the MB90800 series that come in one two-subsystem product, use it with X0A = V<sub>ss</sub> and X1A = OPEN.

## 10. Write to FLASH


Ensure that you must write to FLASH at the operating voltage V<sub>cc</sub> = 3.0 V to 3.6 V.

# MB90800 Series

## ■ BLOCK DIAGRAM



## ■ MEMORY MAP



Part number	Address #1	Address #2
MB90802	0008FF <sub>H</sub>	FE0000 <sub>H</sub>
MB90803	0010FF <sub>H</sub>	FE0000 <sub>H</sub>
MB90F804	0040FF <sub>H</sub>	FC0000 <sub>H</sub>
MB90V800	0070FF <sub>H</sub>	F80000 <sub>H</sub> *

\* : ROM is not built into MB90V800.  
F80000<sub>H</sub> is ROM decipherment region on the tool side.


Memory Map of MB90800 Series

- Notes :
- When the ROM mirror function register has been set, the mirror image data at higher addresses ("FF4000<sub>H</sub> to FFFFFF<sub>H</sub>") of bank FF is visible from the higher addresses ("008000<sub>H</sub> to 00FFFF<sub>H</sub>") of bank 00.
  - The ROM mirror function is for using the C compiler small model.
  - The lower 16-bit addresses of bank FF are equivalent to those of bank 00. Note that because the ROM area of bank FF exceeds 32 KB, all data in the ROM area cannot be shown in mirror image in bank 00.
  - When the C compiler small model is used, the data table can be shown as mirror image at "008000<sub>H</sub> to 00FFFF<sub>H</sub>" by storing the data table at "FF8000<sub>H</sub> to FFFFFF<sub>H</sub>". Therefore, data tables in the ROM area can be referenced without declaring the far addressing with the pointer.


# MB90800 Series

## ■ F<sup>2</sup>MC-16L CPU Programming model


- Dedicated Registers



- General purpose registers



- Processor status



## ■ I/O MAP

Address	Register abbreviation	Register	Read/Write	Resource name	Initial Value
000000 <sub>H</sub>	PDR0	Port 0 data register	R/W	Port 0	XXXXXXXX <sub>B</sub>
000001 <sub>H</sub>	PDR1	Port 1 data register	R/W	Port 1	XXXXXXXX <sub>B</sub>
000002 <sub>H</sub>	PDR2	Port 2 data register	R/W	Port 2	XXXXXXXX <sub>B</sub>
000003 <sub>H</sub>	PDR3	Port 3 data register	R/W	Port 3	XXXXXXXX <sub>B</sub>
000004 <sub>H</sub>	PDR4	Port 4 data register	R/W	Port 4	XXXXXXXX <sub>B</sub>
000005 <sub>H</sub>	PDR5	Port 5 data register	R/W	Port 5	XXXXXXXX <sub>B</sub>
000006 <sub>H</sub>	PDR6	Port 6 data register	R/W	Port 6	XXXXXXXX <sub>B</sub>
000007 <sub>H</sub>	PDR7	Port 7 data register	R/W	Port 7	- XXXXXX <sub>B</sub>
000008 <sub>H</sub>	PDR8	Port 8 data register	R/W	Port 8	- - - XXXXX <sub>B</sub>
000009 <sub>H</sub>	PDR9	Port 9 data register	R/W	Port 9	- - - - - XX <sub>B</sub>
00000A <sub>H</sub> to 00000F <sub>H</sub>		Prohibited			
000010 <sub>H</sub>	DDR0	Port 0 direction register	R/W	Port 0	0 0 0 0 0 0 0 0 <sub>B</sub>
000011 <sub>H</sub>	DDR1	Port 1 direction register	R/W	Port 1	0 0 0 0 0 0 0 0 <sub>B</sub>
000012 <sub>H</sub>	DDR2	Port 2 direction register	R/W	Port 2	0 0 0 0 0 0 0 0 <sub>B</sub>
000013 <sub>H</sub>	DDR3	Port 3 direction register	R/W	Port 3	0 0 0 0 0 0 0 0 <sub>B</sub>
000014 <sub>H</sub>	DDR4	Port 4 direction register	R/W	Port 4	0 0 0 0 0 0 0 0 <sub>B</sub>
000015 <sub>H</sub>	DDR5	Port 5 direction register	R/W	Port 5	0 0 0 0 0 0 0 0 <sub>B</sub>
000016 <sub>H</sub>	DDR6	Port 6 direction register	R/W	Port 6	0 0 0 0 0 0 0 0 <sub>B</sub>
000017 <sub>H</sub>	DDR7	Port 7 direction register	R/W	Port 7	- 0 0 0 0 0 0 0 <sub>B</sub>
000018 <sub>H</sub>	DDR8	Port 8 direction register	R/W	Port 8	- - - 0 0 0 0 0 <sub>B</sub>
000019 <sub>H</sub>	DDR9	Port 9 direction register	R/W	Port 9	- - - - - 0 0 <sub>B</sub>
00001A <sub>H</sub> to 00001D <sub>H</sub>		Prohibited			
00001E <sub>H</sub>	ADER0	Analog input enable 0	R/W	Port 6, A/D	1 1 1 1 1 1 1 1 <sub>B</sub>
00001F <sub>H</sub>	ADER1	Analog input enable 1	R/W	Port 7, A/D	- - - 1 1 1 1 <sub>B</sub>
000020 <sub>H</sub>	SMR0	Serial mode register	R/W	UART0	0 0 0 0 0 - 0 0 <sub>B</sub>
000021 <sub>H</sub>	SCR0	Serial control register	R/W		0 0 0 0 0 1 0 0 <sub>B</sub>
000022 <sub>H</sub>	S1DR0/ SODR0	Serial input/output register	R/W		XXXXXXXX <sub>B</sub>
000023 <sub>H</sub>	SSR0	Serial data register	R/W		0 0 0 0 1 0 0 0 <sub>B</sub>
000024 <sub>H</sub>		Prohibited			
000025 <sub>H</sub>	CDCR0	Communication prescaler control register	R/W	Prescaler 0	0 0 - - 0 0 0 0 <sub>B</sub>
000026 <sub>H</sub> , 000027 <sub>H</sub>		Prohibited			

(Continued)

# MB90800 Series

Address	Register abbreviation	Register	Read/Write	Resource name	Initial Value	
000028 <sub>H</sub>	SMR1	Serial mode register	R/W	UART1	0 0 0 0 0 - 0 0 <sub>B</sub>	
000029 <sub>H</sub>	SCR1	Serial control register	R/W, W		0 0 0 0 0 1 0 0 <sub>B</sub>	
00002A <sub>H</sub>	SIDR1/ SODR1	Serial input/output register	R/W		XXXXXXXXXX <sub>B</sub>	
00002B <sub>H</sub>	SSR1	Serial data register	R/W, R		0 0 0 0 1 0 0 0 <sub>B</sub>	
00002C <sub>H</sub>		Prohibited				
00002D <sub>H</sub>	CDCR1	Communication prescaler control register	R/W	Prescaler 1	0 0 -- 0 0 0 0 <sub>B</sub>	
00002E <sub>H</sub>		Prohibited				
00002F <sub>H</sub>						
000030 <sub>H</sub>	ENIR	Interrupt/DTP enable	R/W	External interrupt	- - - - 0 0 0 0 <sub>B</sub>	
000031 <sub>H</sub>	EIRR	Interrupt/DTP source	R/W		- - - - XXXX <sub>B</sub>	
000032 <sub>H</sub>	ELVR	Request level set register	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>	
000033 <sub>H</sub>		Prohibited				
000034 <sub>H</sub>	ADCS0	Control status register (lower)	R/W	A/D converter	0 0 - - - - B	
000035 <sub>H</sub>	ADCS1	Control status register (upper)	W, R/W		0 0 0 0 0 0 0 0 <sub>B</sub>	
000036 <sub>H</sub>	ADCR0	Data register (lower)	R		XXXXXXXXXX <sub>B</sub>	
000037 <sub>H</sub>	ADCR1	Data register (upper)	R, W		0 0 1 0 1 - XX <sub>B</sub>	
000038 <sub>H</sub>		Prohibited				
000039 <sub>H</sub>	ADMR	A/D conversion channel set register	R/W	A/D converter	0 0 0 0 0 0 0 0 <sub>B</sub>	
00003A <sub>H</sub>	CPCLR	Compare clear register	R/W	16-bit free-run timer	XXXXXXXXXX <sub>B</sub>	
00003B <sub>H</sub>					XXXXXXXXXX <sub>B</sub>	
00003C <sub>H</sub>	TCDT	Timer counter data register	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>	
00003D <sub>H</sub>					0 0 0 0 0 0 0 0 <sub>B</sub>	
00003E <sub>H</sub>	TCCSL	Timer counter control/status register (lower)	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>	
00003F <sub>H</sub>	TCCSH	Timer counter control/status register (upper)	R/W		0 - - 0 0 0 0 0 <sub>B</sub>	
000040 <sub>H</sub> to 000043 <sub>H</sub>		Prohibited				
000044 <sub>H</sub>	IPCP0	Input capture data register 0	R	Input Capture 0/1	XXXXXXXXXX <sub>B</sub>	
000045 <sub>H</sub>					XXXXXXXXXX <sub>B</sub>	
000046 <sub>H</sub>	IPCP1	Input capture data register 1	R		XXXXXXXXXX <sub>B</sub>	
000047 <sub>H</sub>					XXXXXXXXXX <sub>B</sub>	
000048 <sub>H</sub>	ICS01	Control status register	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>	
000049 <sub>H</sub>		Prohibited				
00004A <sub>H</sub>	OCCP0	Compare register 0	R/W	Output compare 0	0 0 0 0 0 0 0 0 <sub>B</sub>	
00004B <sub>H</sub>					0 0 0 0 0 0 0 0 <sub>B</sub>	
00004C <sub>H</sub>	OCCP1	Compare register 1	R/W	Output compare 1	0 0 0 0 0 0 0 0 <sub>B</sub>	
00004D <sub>H</sub>					0 0 0 0 0 0 0 0 <sub>B</sub>	

(Continued)

# MB90800 Series

Address	Register abbreviation	Register	Read/Write	Resource name	Initial Value	
00004E <sub>H</sub>	OCSL	Control register (lower)	R/W	Output Compare 0/1	0 0 0 0 - - 0 0 <sub>B</sub>	
00004F <sub>H</sub>	OCSH	Control register (upper)	R/W		- - - 0 0 0 0 0 <sub>B</sub>	
000050 <sub>H</sub>	TMCSR0L	Timer control status register (lower)	R/W	16-bit reload timer 0	0 0 0 0 0 0 0 0 <sub>B</sub>	
000051 <sub>H</sub>	TMCSR0H	Timer control Status register (upper)	R/W		- - - 0 0 0 0 <sub>B</sub>	
000052 <sub>H</sub>	TMR0/ TMRLR0	16-bit timer register/Reload register	R/W		XXXXXXXXX <sub>B</sub>	
000053 <sub>H</sub>					XXXXXXXXX <sub>B</sub>	
000054 <sub>H</sub>	TMCSR1L	Timer control status register (lower)	R/W	16-bit reload timer 1	0 0 0 0 0 0 0 0 <sub>B</sub>	
000055 <sub>H</sub>	TMCSR1H	Timer control status register (upper)	R/W		- - - 0 0 0 0 <sub>B</sub>	
000056 <sub>H</sub>	TMR1/ TMRLR1	16-bit timer register/Reload register	R/W		XXXXXXXXX <sub>B</sub>	
000057 <sub>H</sub>					XXXXXXXXX <sub>B</sub>	
000058 <sub>H</sub>	TMCSR2L	Timer control status register (lower)	R/W	16-bit reload timer 2	0 0 0 0 0 0 0 0 <sub>B</sub>	
000059 <sub>H</sub>	TMCSR2H	Timer control status register (upper)	R/W		- - - 0 0 0 0 <sub>B</sub>	
00005A <sub>H</sub>	TMR2/ TMRLR2	16-bit timer register/Reload register	R/W		XXXXXXXXX <sub>B</sub>	
00005B <sub>H</sub>					XXXXXXXXX <sub>B</sub>	
00005C <sub>H</sub>	LCRL	LCD control register (lower)	R/W	LCD controller/ driver	0 0 0 1 0 0 0 0 <sub>B</sub>	
00005D <sub>H</sub>	LCRH	LCD control register (upper)	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>	
00005E <sub>H</sub>	LCRR	LCD range register	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>	
00005F <sub>H</sub>	Prohibited					
000060 <sub>H</sub>	SMCS0	Serial mode control status register	R, R/W	SIO (Extended Serial I/O)	0 0 0 0 0 0 1 0 <sub>B</sub>	
000061 <sub>H</sub>			R/W		- - - 0 0 0 0 <sub>B</sub>	
000062 <sub>H</sub>	SDR0	Serial Data Register	R/W		XXXXXXXXX <sub>B</sub>	
000063 <sub>H</sub>	SDCR0	Communication prescaler control register	R/W	Communication prescaler (SIO)	0 - - - 0 0 0 0 <sub>B</sub>	
000064 <sub>H</sub>	SMCS1	Serial mode control status register	R, R/W	SIO (Extended Serial I/O)	0 0 0 0 0 0 1 0 <sub>B</sub>	
000065 <sub>H</sub>			R/W		- - - 0 0 0 0 <sub>B</sub>	
000066 <sub>H</sub>	SDR1	Serial Data Register	R/W		XXXXXXXXX <sub>B</sub>	
000067 <sub>H</sub>	SDCR1	Communication prescaler control register	R/W	Communication prescaler (SIO)	0 - - - 0 0 0 0 <sub>B</sub>	
000068 <sub>H</sub>	Prohibited					
000069 <sub>H</sub>						
00006A <sub>H</sub>	IBSR	I <sup>2</sup> C status register	R	I <sup>2</sup> C	0 0 0 0 0 0 0 0 <sub>B</sub>	
00006B <sub>H</sub>	IBCR	I <sup>2</sup> C control register	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>	
00006C <sub>H</sub>	ICCR	I <sup>2</sup> C clock selection register	R/W		XX0XXXXX <sub>B</sub>	
00006D <sub>H</sub>	IADR	I <sup>2</sup> C address register	R/W		XXXXXXXXX <sub>B</sub>	
00006E <sub>H</sub>	IDAR	I <sup>2</sup> C data register	R/W		XXXXXXXXX <sub>B</sub>	
00006F <sub>H</sub>	ROMM	ROM mirror function select register	R/W, W	ROM mirror	XXXXXXXX1 <sub>B</sub>	

(Continued)

# MB90800 Series

Address	Register abbreviation	Register	Read/Write	Resource name	Initial Value
000070 <sub>H</sub>	PDCRL0	PDCRL0/PDCRH0 PPG down counter register	R	16-bit PPG0	1 1 1 1 1 1 1 1 <sub>B</sub>
000071 <sub>H</sub>	PDCRH0				1 1 1 1 1 1 1 1 <sub>B</sub>
000072 <sub>H</sub>	PCSRL0	PCSRL0/PCSRH0 PPG cycle set register	W		XXXXXXXX <sub>B</sub>
000073 <sub>H</sub>	PCSRH0				XXXXXXXX <sub>B</sub>
000074 <sub>H</sub>	PDUTL0	PDUTL0/PDUTH0 PPG duty setting register	W		XXXXXXXX <sub>B</sub>
000075 <sub>H</sub>	PDUTH0				XXXXXXXX <sub>B</sub>
000076 <sub>H</sub>	PCNTL0	PCNTL0/PCNTH0 PPG control status register	R/W		-- 0 0 0 0 0 0 <sub>B</sub>
000077 <sub>H</sub>	PCNTH0				0 0 0 0 0 0 - <sub>B</sub>
000078 <sub>H</sub>	PDCRL1	PDCRL1/PDCRH1 PPG down counter register	R	16-bit PPG1	1 1 1 1 1 1 1 1 <sub>B</sub>
000079 <sub>H</sub>	PDCRH1				1 1 1 1 1 1 1 1 <sub>B</sub>
00007A <sub>H</sub>	PCSRL1	PCSRL1/PCSRH1 PPG cycle set register	W		XXXXXXXX <sub>B</sub>
00007B <sub>H</sub>	PCSRH1				XXXXXXXX <sub>B</sub>
00007C <sub>H</sub>	PDUTL1	PDUTL1/PDUTH1 PPG duty setting register	W		XXXXXXXX <sub>B</sub>
00007D <sub>H</sub>	PDUTH1				XXXXXXXX <sub>B</sub>
00007E <sub>H</sub>	PCNTL1	PCNTL1/PCNTH1 PPG control status register	R/W		-- 0 0 0 0 0 0 <sub>B</sub>
00007F <sub>H</sub>	PCNTH1				0 0 0 0 0 0 - <sub>B</sub>
000080 <sub>H</sub> to 000095 <sub>H</sub>		(Reserved)			
000096 <sub>H</sub>		Prohibited			
000097 <sub>H</sub>		(Reserved)			
000098 <sub>H</sub> to 00009D <sub>H</sub>		Prohibited			
00009E <sub>H</sub>	PACSR	ROM correction control register	R/W	ROM Correction	0 0 0 0 0 0 0 0 <sub>B</sub>
00009F <sub>H</sub>	DIRR	Delayed interrupt source generated/release register	R/W	Delayed interrupt	- - - - - 0 <sub>B</sub>
0000A0 <sub>H</sub>	LPMCR	Low power consumption mode control register	R/W, W	Low power consumption control circuit	0 0 0 1 1 0 0 0 <sub>B</sub>
0000A1 <sub>H</sub>	CKSCR	Clock selector register	R/W, R		1 1 1 1 1 1 0 0 <sub>B</sub>
0000A2 <sub>H</sub> to 0000A7 <sub>H</sub>		Prohibited			
0000A8 <sub>H</sub>	WDTC	Watchdog timer control	R, W	Watchdog timer	XXXXX 1 1 1 <sub>B</sub>
0000A9 <sub>H</sub>	TBTC	Time-base timer control register	R/W, W	Time-base timer	1 - - 0 0 1 0 0 <sub>B</sub>
0000AA <sub>H</sub>	WTC	Watch timer control register	R/W, R	Watch timer (Sub clock)	1 X0 1 1 0 0 0 <sub>B</sub>
0000AB <sub>H</sub> to 0000AD <sub>H</sub>		Prohibited			

(Continued)

# MB90800 Series

(Continued)

Address	Register abbreviation	Register	Read/Write	Resource name	Initial Value	
0000AE <sub>H</sub>	FMCS	Flash control register	R/W	Flash I/F	0 0 0 X 0 0 0 0 <sub>B</sub>	
0000AF <sub>H</sub>	TMCS	Timer clock output control register	R/W	Timer clock divide	XXXXX 0 0 0 <sub>B</sub>	
0000B0 <sub>H</sub>	ICR00	Interrupt control register 00	R/W, W, R		0 0 0 0 0 1 1 1 <sub>B</sub>	
0000B1 <sub>H</sub>	ICR01	Interrupt control register 01	R/W, W, R		0 0 0 0 0 1 1 1 <sub>B</sub>	
0000B2 <sub>H</sub>	ICR02	Interrupt control register 02	R/W, W, R		0 0 0 0 0 1 1 1 <sub>B</sub>	
0000B3 <sub>H</sub>	ICR03	Interrupt control register 03	R/W, W, R		0 0 0 0 0 1 1 1 <sub>B</sub>	
0000B4 <sub>H</sub>	ICR04	Interrupt control register 04	R/W, W, R		0 0 0 0 0 1 1 1 <sub>B</sub>	
0000B5 <sub>H</sub>	ICR05	Interrupt control register 05	R/W, W, R		0 0 0 0 0 1 1 1 <sub>B</sub>	
0000B6 <sub>H</sub>	ICR06	Interrupt control register 06	R/W, W, R		0 0 0 0 0 1 1 1 <sub>B</sub>	
0000B7 <sub>H</sub>	ICR07	Interrupt control register 07	R/W, W, R		0 0 0 0 0 1 1 1 <sub>B</sub>	
0000B8 <sub>H</sub>	ICR08	Interrupt control register 08	R/W, W, R		0 0 0 0 0 1 1 1 <sub>B</sub>	
0000B9 <sub>H</sub>	ICR09	Interrupt control register 09	R/W, W, R		0 0 0 0 0 1 1 1 <sub>B</sub>	
0000BA <sub>H</sub>	ICR10	Interrupt control register 10	R/W, W, R		0 0 0 0 0 1 1 1 <sub>B</sub>	
0000BB <sub>H</sub>	ICR11	Interrupt control register 11	R/W, W, R		0 0 0 0 0 1 1 1 <sub>B</sub>	
0000BC <sub>H</sub>	ICR12	Interrupt control register 12	R/W, W, R		0 0 0 0 0 1 1 1 <sub>B</sub>	
0000BD <sub>H</sub>	ICR13	Interrupt control register 13	R/W, W, R		0 0 0 0 0 1 1 1 <sub>B</sub>	
0000BE <sub>H</sub>	ICR14	Interrupt control register 14	R/W, W, R		0 0 0 0 0 1 1 1 <sub>B</sub>	
0000BF <sub>H</sub>	ICR15	Interrupt control register 15	R/W, W, R		0 0 0 0 0 1 1 1 <sub>B</sub>	
001FF0 <sub>H</sub>	PADR0	Program address detection register 0	R/W	Address matching detection function	XXXXXXXXX <sub>B</sub>	
001FF1 <sub>H</sub>					XXXXXXXXX <sub>B</sub>	
001FF2 <sub>H</sub>					XXXXXXXXX <sub>B</sub>	
001FF3 <sub>H</sub>	PADR1	Program address detection register 1	R/W		XXXXXXXXX <sub>B</sub>	
001FF4 <sub>H</sub>					XXXXXXXXX <sub>B</sub>	
001FF5 <sub>H</sub>					XXXXXXXXX <sub>B</sub>	
007900 <sub>H</sub> to 007917 <sub>H</sub>	VRAM	LCD display RAM	R/W	LCD controller/driver	XXXXXXXXX <sub>B</sub>	

- Read/Write  
R/W : Readable and Writable

R : Read only  
W : Write only

- Initial values  
0 : Initial Value is "0".  
1 : Initial Value is "1".  
X : Initial Value is Indeterminate.  
- : Unused bit

# MB90800 Series

## ■ INTERRUPT SOURCES, INTERRUPT VECTORS AND INTERRUPT CONTROL REGISTERS

Interrupt source	EI <sup>2</sup> OS readiness	Interrupt vector			Interrupt control register		Priority	
		Number*	Address	ICR	Address			
Reset	×	#08	08H	FFFFDCH	—	—	High	
INT 9 instruction	×	#09	09H	FFFFD8H	—	—		
Exceptional treatment	×	#10	0AH	FFFFD4H	—	—		
DTP/External interrupt ch.0	○	#11	0BH	FFFFD0H	ICR00	0000B0H		
DTP/External interrupt ch.1	○	#13	0DH	FFFFC8H	ICR01	0000B1H		
Serial I/O ch.2	×	#15	0FH	FFFFC0H	ICR02	0000B2H		
DTP/External interrupt ch.2/ch.3	○	#16	10H	FFFFBCH				
Serial I/O ch.3	×	#17	11H	FFFFB8H	ICR03	0000B3H		
16-bit free-run timer	○	#18	12H	FFFFB4H				
Watch timer	×	#19	13H	FFFFB0H	ICR04	0000B4H		
16-bit Reload Timer ch.2	○	#21	15H	FFFFA8H	ICR05	0000B5H		
16-bit Reload Timer ch.0	△	#23	17H	FFFFA0H	ICR06	0000B6H		
16-bit Reload Timer ch.1	△	#24	18H	FFFF9CH				
Input capture ch.0	△	#25	19H	FFFF98H	ICR07	0000B7H		
Input capture ch.1	△	#26	1AH	FFFF94H				
PPG timer ch.0 counter-borrow	○	#27	1BH	FFFF90H	ICR08	0000B8H		
Output compare match	○	#29	1DH	FFFF88H	ICR09	0000B9H		
PPG timer ch.1 counter-borrow	○	#31	1FH	FFFF80H	ICR10	0000BAH		
Time-base timer	×	#33	21H	FFFF78H	ICR11	0000BBH		
UART0 reception end	◎	#35	23H	FFFF70H	ICR12	0000BCH		
UART0 transmission end	△	#36	24H	FFFF6CH				
A/D converter conversion termination	○	#37	25H	FFFF68H	ICR13	0000BDH		
I <sup>2</sup> C Interface	×	#38	26H	FFFF64H				
UART1 : Reception	◎	#39	27H	FFFF60H	ICR14	0000BEH		
UART1 : Transmission	△	#40	28H	FFFF5CH				
Flash memory status	×	#41	29H	FFFF58H	ICR15	0000BFH		
Delayed interrupt output module	×	#42	2AH	FFFF54H				

○ : Available

× : Unavailable

◎ : Available EI<sup>2</sup>OS function is provided.

△ : Available when a cause of interrupt sharing a same ICR is not used.

- \* : When interrupts of the same level are output at the same time, the interrupt with the smallest interrupt vector number has the priority.
  - For a resource that has two interrupt causes in the same interrupt control register (ICR), use of EI<sup>2</sup>OS is enabled, EI<sup>2</sup>OS is started upon detection of one of the interrupt causes. As interrupts other than the start cause are masked during EI<sup>2</sup>OS start, masking one of the interrupt causes is recommended when using EI<sup>2</sup>OS.
  - For a resource that has two interrupt causes in the same interrupt control register (ICR), the interrupt flag is cleared by an EI<sup>2</sup>OS interrupt clear signal.

## ■ PERIPHERAL RESOURCES

### 1. I/O port

The I/O ports function to output data from the CPU to I/O pins by setting their port data register (PDR) and send signals input to I/O pins to the CPU. In addition, the port can randomly set the direction of the input/output of the port in bit by the port direction register (DDR).

The MB90800 series has 68 (70 ports when the subclock is not used) input/output pins. Port0 to port8 (port0 to port9 when product without the subclock is used) are input/output port.

#### (1) Port data register

PDR0	7	6	5	4	3	2	1	0	Initial Value	Access
Address : 000000H	P07	P06	P05	P04	P03	P02	P01	P00	Indeterminate	R/W*
PDR1	15	14	13	12	11	10	9	8		
Address : 000001H	P17	P16	P15	P14	P13	P12	P11	P10	Indeterminate	R/W*
PDR2	7	6	5	4	3	2	1	0		
Address : 000002H	P27	P26	P25	P24	P23	P22	P21	P20	Indeterminate	R/W*
PDR3	15	14	13	12	11	10	9	8		
Address : 000003H	P37	P36	P35	P34	P33	P32	P31	P30	Indeterminate	R/W*
PDR4	7	6	5	4	3	2	1	0		
Address : 000004H	P47	P46	P45	P44	P43	P42	P41	P40	Indeterminate	R/W*
PDR5	15	14	13	12	11	10	9	8		
Address : 000005H	P57	P56	P55	P54	P53	P52	P51	P50	Indeterminate	R/W*
PDR6	7	6	5	4	3	2	1	0		
Address : 000006H	P67	P66	P65	P64	P63	P62	P61	P60	Indeterminate	R/W*
PDR7	15	14	13	12	11	10	9	8		
Address : 000007H	—	P76	P75	P74	P73	P72	P71	P70	Indeterminate	R/W*
PDR8	7	6	5	4	3	2	1	0		
Address : 000008H	—	—	—	P84	P83	P82	P81	P80	Indeterminate	R/W*
PDR9	15	14	13	12	11	10	9	8		
Address : 000009H	—	—	—	—	—	—	P91	P90	Indeterminate	R/W*

- : Unused

\* : R/W access to I/O ports is a bit different in behavior from R/W access to memory as follows

- Input mode

- When reading : Read the corresponding pin level.
- When writing : Write into the latch for the output.

- Output mode

- When reading : Read the value of the data register latch.
- When writing : Write into the corresponding pin.

# MB90800 Series

## (2) Port direction register

	7	6	5	4	3	2	1	0	Initial Value	Access
Address : 000010H	D07	D06	D05	D04	D03	D02	D01	D00	00000000B	R/W
DDR1	15	14	13	12	11	10	9	8		
Address : 000011H	D17	D16	D15	D14	D13	D12	D11	D10	00000000B	R/W
DDR2	7	6	5	4	3	2	1	0		
Address : 000012H	D27	D26	D25	D24	D23	D22	D21	D20	00000000B	R/W
DDR3	15	14	13	12	11	10	9	8		
Address : 000013H	D37	D36	D35	D34	D33	D32	D31	D30	00000000B	R/W
DDR4	7	6	5	4	3	2	1	0		
Address : 000014H	D47	D46	D45	D44	D43	D42	D41	D40	00000000B	R/W
DDR5	15	14	13	12	11	10	9	8		
Address : 000015H	D57	D56	D55	D54	D53	D52	D51	D50	00000000B	R/W
DDR6	7	6	5	4	3	2	1	0		
Address : 000016H	D67	D66	D65	D64	D63	D62	D61	D60	00000000B	R/W
DDR7	15	14	13	12	11	10	9	8		
Address : 000017H	—	D76	D75	D74	D73	D72	D71	D70	- 0000000B	R/W
DDR8	7	6	5	4	3	2	1	0		
Address : 000018H	—	—	—	D84	D83	D82	D81	D80	- - - 00000B	R/W
DDR9	15	14	13	12	11	10	9	8		
Address : 000019H	—	—	—	—	—	—	D91	D90	- - - - - 00B	R/W

- : Unused

When each terminal functions as a port, each correspondent pin are controlled by the port direction register to following;

0 : Input mode

1 : Output mode This bit becomes "0" after a reset.

Note : When accessing this register by using the instruction of the read modify write system (instructions such as bit set) is mode, the bit targeted by an instruction becomes the defined value. However, the content of the output register set to input with the other changes to input value of the pin at that time. Therefore, be sure to write an expected value into PDR firstly, and then set DDR and finally change to the output when changing the input pin to the output pin is made.

### (3) Analog Input Enable register

ADER0	7	6	5	4	3	2	1	0	Initial Value	Access
Address : 00001E <sub>H</sub>	ADE7	ADE6	ADE5	ADE4	ADE3	ADE2	ADE1	ADE0	11111111 <sub>B</sub>	R/W
ADER1	15	14	13	12	11	10	9	8	- - - -1111 <sub>B</sub>	R/W
- : Unused	—	—	—	—	ADE11	ADE10	ADE9	ADE8		

Each pin of port 6 is controlled by the analog input enable register as follow.

0 : Port input/output mode.

1 : Analog input mode. This bit becomes "1" after a reset.

# MB90800 Series

## 2. UART

UART is a serial I/O port for asynchronous (start-stop synchronization) communication or CLK synchronous communications.


- With full-duplex double buffer
- Clock asynchronous (start-stop synchronization), CLK synchronous communications (no start-bit/stop-bit) can be used.
- Supports multi-processor mode
- Built-in dedicated baud rate generator

Asynchronous : 120192/60096/30048/15024/781.25 K/390.625 Kbps

CLK synchronous : 25 M/12.5 M/6.25 M/3.125 M/1.5627 M/781.25 Kbps

- Variable baud rate can be set by an external clock.
- 7-bits data length (only asynchronous normal mode) /8-bits length
- Master/slave type communication function (at multiprocessor mode) : The communication between one (master) to n (slave) can be operating.
- Error detection functions (parity, framing, overrun)
- Transmission signal format is NRZ

## (1) Register list



Serial mode register (SMR0, SMR1)

	7	6	5	4	3	2	1	0	Initial Value
Address :	000020 <sub>H</sub>	MD1	MD0	CS2	CS1	CS0	—	SCKE	SOE
	R/W	R/W	R/W	R/W	R/W	—	R/W	R/W	Read/Write

Serial control register(SCR0, SCR1)

	15	14	13	12	11	10	9	8	Initial Value
Address :	000021 <sub>H</sub>	PEN	P	SBL	CL	A/D	REC	RXE	TXE
	R/W	R/W	R/W	R/W	R/W	W	R/W	R/W	Read/Write

Serial input/output register (SIDR0, SIDR1/SODR0, SODR1)

	7	6	5	4	3	2	1	0	Initial Value
Address :	000022 <sub>H</sub>	D7	D6	D5	D4	D3	D2	D1	D0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Read/Write

Serial Data Register (SSR0, SSR1)

	15	14	13	12	11	10	9	8	Initial Value
Address :	000023 <sub>H</sub>	PE	ORE	FRE	RDRF	TDRE	BDS	RIE	TIE
	R	R	R	R	R	R/W	R/W	R/W	Read/Write


Communication prescaler control register (CDCR0, CDCR1)

	15	14	13	12	11	10	9	8	Initial Value
Address :	000025 <sub>H</sub>	MD	URST	—	—	Reserved	DIV2	DIV1	DIV0
	R/W	R/W	—	—	R/W	R/W	R/W	R/W	Read/Write

- : Unused

# MB90800 Series

(2) Block Diagram



### 3. I<sup>2</sup>C Interface

I<sup>2</sup>C interface is the serial input/output port that support Inter IC BUS and functions as the master/slave device on the I<sup>2</sup>C bus. MB90800 series have 1 channel of the built-in I<sup>2</sup>C interface.

#### It has the features of I<sup>2</sup>C interface below.

- Master/slave sending and receiving
- Arbitration function
- Clock synchronization function
- Slave address and general call address detection function
- Detecting transmitting direction function
- Repeat generating and detecting function of the start conditions
- Bus error detection function
- The forwarding rate can be supported to 100 Kbps.


#### (1) Register list

I <sup>2</sup> C status register (IBSR)																															
Address :00006A <sub>H</sub>							Initial Value 00000000 <sub>B</sub>																								
<table border="1"> <thead> <tr> <th>7</th><th>6</th><th>5</th><th>4</th><th>3</th><th>2</th><th>1</th><th>0</th></tr> </thead> <tbody> <tr> <td>BB</td><td>RSC</td><td>AL</td><td>LRB</td><td>TRX</td><td>AAS</td><td>GCA</td><td>FBT</td></tr> <tr> <td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td></tr> </tbody> </table>							7	6	5	4	3	2	1	0	BB	RSC	AL	LRB	TRX	AAS	GCA	FBT	R	R	R	R	R	R	R	R	Read/Write
7	6	5	4	3	2	1	0																								
BB	RSC	AL	LRB	TRX	AAS	GCA	FBT																								
R	R	R	R	R	R	R	R																								
I <sup>2</sup> C control register (IBCR)																															
Address :00006B <sub>H</sub>							Initial Value 00000000 <sub>B</sub>																								
<table border="1"> <thead> <tr> <th>15</th><th>14</th><th>13</th><th>12</th><th>11</th><th>10</th><th>9</th><th>8</th></tr> </thead> <tbody> <tr> <td>BER</td><td>BEIE</td><td>SCC</td><td>MSS</td><td>ACK</td><td>GCAA</td><td>INTE</td><td>INT</td></tr> <tr> <td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr> </tbody> </table>								15	14	13	12	11	10	9	8	BER	BEIE	SCC	MSS	ACK	GCAA	INTE	INT	R/W							
15	14	13	12	11	10	9	8																								
BER	BEIE	SCC	MSS	ACK	GCAA	INTE	INT																								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																								
I <sup>2</sup> C clock control register (ICCR)																															
Address :00006C <sub>H</sub>							Initial Value XX0XXXXX <sub>B</sub>																								
<table border="1"> <thead> <tr> <th>7</th><th>6</th><th>5</th><th>4</th><th>3</th><th>2</th><th>1</th><th>0</th></tr> </thead> <tbody> <tr> <td>—</td><td>—</td><td>EN</td><td>CS4</td><td>CS3</td><td>CS2</td><td>CS1</td><td>CS0</td></tr> <tr> <td>—</td><td>—</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr> </tbody> </table>								7	6	5	4	3	2	1	0	—	—	EN	CS4	CS3	CS2	CS1	CS0	—	—	R/W	R/W	R/W	R/W	R/W	R/W
7	6	5	4	3	2	1	0																								
—	—	EN	CS4	CS3	CS2	CS1	CS0																								
—	—	R/W	R/W	R/W	R/W	R/W	R/W																								
I <sup>2</sup> C data register(IDAR)																															
Address :00006E <sub>H</sub>							Initial Value XXXXXXXX <sub>B</sub>																								
<table border="1"> <thead> <tr> <th>15</th><th>14</th><th>13</th><th>12</th><th>11</th><th>10</th><th>9</th><th>8</th></tr> </thead> <tbody> <tr> <td>D7</td><td>D6</td><td>D5</td><td>D4</td><td>D3</td><td>D2</td><td>D1</td><td>D0</td></tr> <tr> <td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr> </tbody> </table>								15	14	13	12	11	10	9	8	D7	D6	D5	D4	D3	D2	D1	D0	R/W							
15	14	13	12	11	10	9	8																								
D7	D6	D5	D4	D3	D2	D1	D0																								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																								
I <sup>2</sup> C address register (IADR)																															
Address :00006D <sub>H</sub>							Initial Value XXXXXXXX <sub>B</sub>																								
<table border="1"> <thead> <tr> <th>7</th><th>6</th><th>5</th><th>4</th><th>3</th><th>2</th><th>1</th><th>0</th></tr> </thead> <tbody> <tr> <td>—</td><td>A6</td><td>A5</td><td>A4</td><td>A3</td><td>A2</td><td>A1</td><td>A0</td></tr> <tr> <td>—</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td></tr> </tbody> </table>								7	6	5	4	3	2	1	0	—	A6	A5	A4	A3	A2	A1	A0	—	R/W						
7	6	5	4	3	2	1	0																								
—	A6	A5	A4	A3	A2	A1	A0																								
—	R/W	R/W	R/W	R/W	R/W	R/W	R/W																								

- : Unused

# MB90800 Series

(2) Block Diagram



## 4. Extended I/O serial interface

The extended I/O serial interface is a serial I/O interface that can transfer data through the adoption of 8-bit × 2 channels configured clock synchronization scheme. The extended I/O serial interface also has two alternatives in data transfer called LSB first and MSB first.

The serial I/O interface operates in two modes:


- Internal shift clock mode : Transfer data in sync with the internal clock.
- External shift clock mode : Transfers data in sync with the clock input through an external pin (SCK) . In this mode, transfer operation performed by the CPU instruction is also available by operating the general-use port sharing an external pin (SCK) .

### (1) Register list

Serial mode control status register(SMCS0, SMCS1)									Initial Value
Address	15	14	13	12	11	10	9	8	
	000060H	SMD2	SMD1	SMD0	SIE	SIR	BUSY	STOP	00000010B
Address	000064H	R/W	R/W	R/W	R/W	R/W	R	R/W	Read/Write
	000061H	—	—	—	—	MODE	BDS	SOE	SCOE
Address	000065H	—	—	—	—	R/W	R/W	R/W	---0000B
	000062H	—	—	—	—	R/W	R/W	R/W	Read/Write
Serial Data Register (SDR0, SDR1)									Initial Value
Address	000066H	D7	D6	D5	D4	D3	D2	D1	XXXXXXXB
	000062H	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Read/Write
Communication Prescaler control register (SDCR0, SDCR1)									Initial Value
Address	000063H	MD	—	—	—	Reserved	DIV2	DIV1	DIV0
	000067H	R/W	—	—	—	R/W	R/W	R/W	R/W
- : Unused									

# MB90800 Series

## (2) Block Diagram



## 5. 8/10-bit A/D converter

The feature of 8/10-bit A/D converter is shown as follows.

- conversion time : 3.1  $\mu$ s minimum per 1 channel

(78 machine cycle/at machine clock 25 MHz/including the sampling time)

- Sampling time : 2.0  $\mu$ s minimum per 1 channel

(50 machine cycle/at machine clock 25 MHz)

- Uses RC-type successive approximation conversion method with a sample & hold circuit
- 8-bit resolution or 10-bit resolution can be select.
- 12 channel program-selectable analog inputs.

Single conversion mode : Convert specified 1 channel

Scan conversion mode : Continuous plural channels (maximum 12 channels can be programmed) are converted.

Continuous conversion mode : Selected channel converted continuously.

Stop conversion time : Perform conversion for one channel, then pause it to wait for the next activation trigger (synchronizes the conversion start timing)


- EI<sup>2</sup>OS can be activated by outputting the interrupt request when the A/D conversion completes.
- If the A/D conversion is performed under the condition of the interrupt enable, the converting data will be protected.
- Selectable conversion activation trigger : Software, or reload timer (rising edge)

### (1) Register list

ADCS1, ADCS0 (Control status register)																																
ADCS0								Initial Value																								
Address : 000034H								00 - - - - B																								
<table border="1"> <thead> <tr> <th>7</th><th>6</th><th>5</th><th>4</th><th>3</th><th>2</th><th>1</th><th>0</th></tr> <tr> <th>MD1</th><th>MD0</th><th>-</th><th>-</th><th>-</th><th>-</th><th>-</th><th>-</th></tr> </thead> <tbody> <tr> <td>R/W</td><td>R/W</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr> </tbody> </table>								7	6	5	4	3	2	1	0	MD1	MD0	-	-	-	-	-	-	R/W	R/W	-	-	-	-	-	-	Read/Write
7	6	5	4	3	2	1	0																									
MD1	MD0	-	-	-	-	-	-																									
R/W	R/W	-	-	-	-	-	-																									
ADCS1 bit								Initial Value																								
Address : 000035H								00000000B																								
<table border="1"> <thead> <tr> <th>15</th><th>14</th><th>13</th><th>12</th><th>11</th><th>10</th><th>9</th><th>8</th></tr> <tr> <th>BUSY</th><th>INT</th><th>INTE</th><th>PAUS</th><th>STS1</th><th>STS0</th><th>STRT</th><th>Reserved</th></tr> </thead> <tbody> <tr> <td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>R/W</td><td>W</td><td>R/W</td></tr> </tbody> </table>								15	14	13	12	11	10	9	8	BUSY	INT	INTE	PAUS	STS1	STS0	STRT	Reserved	R/W	R/W	R/W	R/W	R/W	R/W	W	R/W	Read/Write
15	14	13	12	11	10	9	8																									
BUSY	INT	INTE	PAUS	STS1	STS0	STRT	Reserved																									
R/W	R/W	R/W	R/W	R/W	R/W	W	R/W																									
ADCR1, ADCR0 (data register)																																
ADCR0 bit								Initial Value																								
Address : 000036H								XXXXXXXXB																								
<table border="1"> <thead> <tr> <th>7</th><th>6</th><th>5</th><th>4</th><th>3</th><th>2</th><th>1</th><th>0</th></tr> <tr> <th>D7</th><th>D6</th><th>D5</th><th>D4</th><th>D3</th><th>D2</th><th>D1</th><th>D0</th></tr> </thead> <tbody> <tr> <td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td></tr> </tbody> </table>								7	6	5	4	3	2	1	0	D7	D6	D5	D4	D3	D2	D1	D0	R	R	R	R	R	R	R	R	Read/Write
7	6	5	4	3	2	1	0																									
D7	D6	D5	D4	D3	D2	D1	D0																									
R	R	R	R	R	R	R	R																									
ADCR1 bit								Initial Value																								
Address : 000037H								00101 - XXB																								
<table border="1"> <thead> <tr> <th>15</th><th>14</th><th>13</th><th>12</th><th>11</th><th>10</th><th>9</th><th>8</th></tr> <tr> <th>S10</th><th>ST1</th><th>ST0</th><th>CT1</th><th>CT0</th><th>-</th><th>D9</th><th>D8</th></tr> </thead> <tbody> <tr> <td>W</td><td>W</td><td>W</td><td>W</td><td>W</td><td>-</td><td>R</td><td>R</td></tr> </tbody> </table>								15	14	13	12	11	10	9	8	S10	ST1	ST0	CT1	CT0	-	D9	D8	W	W	W	W	W	-	R	R	Read/Write
15	14	13	12	11	10	9	8																									
S10	ST1	ST0	CT1	CT0	-	D9	D8																									
W	W	W	W	W	-	R	R																									
- : Unused																																

# MB90800 Series

(2) Block Diagram



## 6. 16 bits PPG

The PPG timer consists of the following:

- Prescaler
- 16-bit down-counter: 1
- 16-bit data register with a cycle setting buffer
- 16-bit compare register with a duty setting buffer
- Pin control unit

The PPG timer can output pulses synchronized to the software trigger.

The output pulse can be changed to any cycle and duty freely by updating the PCSRL, PCSRH/PDUTL, PDUTH registers.

- PWM function

The PPG timer can output pulses programmably by updating the PCSR and PDVT registers described above in synchronization to the trigger.

Can also be used as a D/A converter by an external circuit.

- Single shot function

By detecting an edge of the trigger input, a single pulse can be output.

- 16-bit down counter

The counter operation clock comes from eight kinds optional. There are eight kinds of internal clocks.

( $\phi$ ,  $\phi_2$ ,  $\phi_4$ ,  $\phi_8$ ,  $\phi_{16}$ ,  $\phi_{32}$ ,  $\phi_{64}$ ,  $\phi_{128}$ )  $\phi$  : machine clock

The counter can be initialized to " FFFF<sub>H</sub> " at a reset or counter borrow.

- Interrupt request

The PPG timer generates an interrupt request when :

- Timer start-up
- Counter borrow occurrence (cycle match)
- Duty match occurrence

# MB90800 Series

## (1) Register list

### PCNTH (PCNTH0/PCNTH1 Control Status register)

000077H	15	14	13	12	11	10	9	8	Initial Value
00007FH	CNTE	STGR	MDSE	RTRG	CSK2	CSK1	CSK0	PGMS	0000000X <sub>B</sub>
	R/W	Read/Write							

### PCNTL (PCNTL0/PCNTL1 Control Status register)

000076H	7	6	5	4	3	2	1	0	Initial Value
00007EH	—	—	IREN	IRQF	IRS1	IRS0	POEN	OSEL	- - 000000B
	—	—	R/W	R/W	R/W	R/W	R/W	R/W	Read/Write

### PDCRH (PDCRH0/PDCRH1 PPG Down Counter Register)

000071H	15	14	13	12	11	10	9	8	Initial Value
000079H	DC15	DC14	DC13	DC12	DC11	DC10	DC09	DC08	11111111B
	R	R	R	R	R	R	R	R	Read/Write

### PDCRL (PDCRL0/PDCRL1 PPG Down Counter Register)

000070H	7	6	5	4	3	2	1	0	Initial Value
000078H	DC07	DC06	DC05	DC04	DC03	DC02	DC01	DC00	11111111B
	R	R	R	R	R	R	R	R	Read/Write

### PCSRH (PCSRH0/PCSRH1 PPG cycle set register)

000073H	15	14	13	12	11	10	9	8	Initial Value
00007BH	CS15	CS14	CS13	CS12	CS11	CS10	CS09	CS08	XXXXXXXXB
	W	W	W	W	W	W	W	W	Read/Write

### PCSRL (PCSRL0/PCSRL1 PPG cycle set register)

000072H	7	6	5	4	3	2	1	0	Initial Value
00007AH	CS07	CS06	CS05	CS04	CS03	CS02	CS01	CS00	XXXXXXXXB
	W	W	W	W	W	W	W	W	Read/Write

### PDUTH (PDUTH0/PDUTH1 PPG duty set register)

000075H	15	14	13	12	11	10	9	8	Initial Value
00007DH	DU15	DU14	DU13	DU12	DU11	DU10	DU09	DU08	XXXXXXXXB
	W	W	W	W	W	W	W	W	Read/Write


### PDUTL (PDUTL0/PDUTL1 PPG duty set register)

000074H	7	6	5	4	3	2	1	0	Initial Value
00007CH	DU07	DU06	DU05	DU04	DU03	DU02	DU01	DU00	XXXXXXXXB
	W	W	W	W	W	W	W	W	Read/Write

- : Unused

## (2) Block Diagram

- 16-bit PPG ch.0/ch.1 block diagram



# MB90800 Series

## 7. Delay interrupt generator module

The delayed interrupt generation module outputs an interrupt request for task switching. The hardware interrupt request can be generated by software.

### (1) Register list


Delayed Interrupt/release register(DIRR)

DIRR	15	14	13	12	11	10	9	8	Initial Value
Address : 00009F <sub>H</sub>	—	—	—	—	—	—	—	R0	----- 0B

— : Unused

Read/Write

### (2) Block diagram



## 8. DTP/External interrupt

DTP (Data Transfer Peripheral)/External interrupt circuit detects the interrupt request input from the external interrupt input terminal, and outputs the interrupt request.

### (1) Register list

Interrupt/DTP enable register (ENIR)

ENIR	7	6	5	4	3	2	1	0	Initial Value
Address : 000030H	—	—	—	—	EN3	EN2	EN1	EN0	----- 0000B
	—	—	—	—	R/W	R/W	R/W	R/W	Read/Write

Interrupt/DTP source register (EIRR)

EIRR	15	14	13	12	11	10	9	8	Initial Value
Address : 000031H	—	—	—	—	ER3	ER2	ER1	ER0	----- XXXX <sub>B</sub>
	—	—	—	—	R/W	R/W	R/W	R/W	Read/Write


Request level setting register (ELVR)

Address : 000032H	7	6	5	4	3	2	1	0	Initial Value
	LB3	LA3	LB2	LA2	LB1	LA1	LB0	LA0	00000000B
	R/W	Read/Write							

- : Unused

### (2) Block diagram

F<sup>2</sup>MC-16LX bus




# MB90800 Series

## 9. 16-bit input/output timer


The 16-bit I/O timer consists of one 16-bit free-run timer, two output compare and two input capture. This function enables six independent waveforms to be output based on the 16-bit free-run timer, and input pulse widths and external clock frequencies to be measured.

### • Register list


- 16-bit free-run timer




- 16-bit Output Compare



- 16-bit Input Capture



- Block diagram



# MB90800 Series

## (1) 16-bit free-run timer

The 16-bit free-run timer consists of a 16-bit up-down counter and control status register.

Counter value of 16-bit free-run timer is available as base timer for input capture and output compare.

- Clock for the counter operation can be selected from eight types.

- The counter overflow interruption can be generated.


- Setting the mode enables initialization of the counter through compare-match operation with the value of the compare clear register in the output compare and that of the free-run timer counter.

### • Register list

Compare clear register (CPCLR)									Initial Value XXXXXXXB	Read/Write
15	14	13	12	11	10	9	8			
00003B <sub>H</sub>	CL15	CL14	CL13	CL12	CL11	CL10	CL09	CL08		
	R/W									
Timer counter data register (TCDT)									Initial Value 00000000B	Read/Write
15	14	13	12	11	10	9	8			
00003D <sub>H</sub>	T15	T14	T13	T12	T11	T10	T09	T08		
	R/W									
Timer counter control/status register (TCCS)									Initial Value 0--00000B	Read/Write
15	14	13	12	11	10	9	8			
00003F <sub>H</sub>	ECKE	—	—	MSI2	MSI1	MSI0	ICLR	ICRE		
	R/W									
									Initial Value 00000000B	Read/Write
7	6	5	4	3	2	1	0			
00003E <sub>H</sub>	IVF	IVFE	STOP	MODE	SCLR	CLK2	CLK1	CLK0		
	R/W									

- : Unused

- Block diagram



# MB90800 Series

## (2) Output compare

The output compare consists of 16-bit compare registers, compare output pin part and a control register. It can reverse the output level for the pin and at the same time, generate an interrupt when the 16-bit free-run timer value matches a value set in one of the 16-bit compare registers of this module.


- It has a total of six compare registers that can operate independently. In addition, the output can be set to be controlled by using two compare registers.
- An interrupt can be set by a comparing match.

### • Register list

Compare register (OCCP0, OCCP1)								
00004B <sub>H</sub> 15      14      13      12      11      10      9      8								Initial Value
00004D <sub>H</sub> OP15      OP14      OP13      OP12      OP11      OP10      OP09      OP08								00000000 <sub>B</sub>
R/W      R/W      R/W      R/W      R/W      R/W      R/W      R/W								Read/Write
00004A <sub>H</sub> 7      6      5      4      3      2      1      0								
00004C <sub>H</sub> OP07      OP06      OP05      OP04      OP03      OP02      OP01      C00								00000000 <sub>B</sub>
R/W      R/W      R/W      R/W      R/W      R/W      R/W      R/W								Read/Write
Control register (OCSH)								
00004F <sub>H</sub> 15      14      13      12      11      10      9      8								Initial Value
—      —      —      CMOD      OTE1      OTE0      OTD1      OTD0								---00000 <sub>B</sub>
—      —      —      R/W      R/W      R/W      R/W      R/W								Read/Write
Control register (OCSL)								
00004E <sub>H</sub> 7      6      5      4      3      2      1      0								Initial Value
IOP1      IOP0      IOE1      IOE0      —      —      CST1      CST0								0000--00 <sub>B</sub>
R/W      R/W      R/W      R/W      —      —      R/W      R/W								Read/Write

- : Unused

- Block diagram



# MB90800 Series

## (3) Input capture

The input capture consists of input capture and control registers. Each input capture has its corresponding external input pin.


This module has a function that detects a rising edge, falling edge or both edges and holds a value of the 16-bit free-run timer in a register at the time of detection. It can also generate an interrupt when detecting an edge.

- The detection edge of an external input can be selected from among three types. Rising edge/falling edge/both edges.
- It can generate an interrupt when it detects the valid edge of the external input.

### • Register list

Input capture data register (IPCP0, IPCP1)								
000045H	15	14	13	12	11	10	9	8
000047H	CP15		CP14	CP13	CP12	CP11	CP10	CP09
	R	R	R	R	R	R	R	R
000044H	7	6	5	4	3	2	1	0
000046H	CP07		CP06	CP05	CP04	CP03	CP02	CP01
	R	R	R	R	R	R	R	R
Control status register (ICS01)								
000048H	7	6	5	4	3	2	1	0
	ICP1	ICP0	ICE1	ICE0	EG11	EG10	EG01	EG00
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Initial Value XXXXXXXXB Read/Write							
	Initial Value 00000000B Read/Write							

- Block diagram



# MB90800 Series

## 10. 16-bit reload timer

The 16-bit reload timer provides two functions either one which can be selected, the internal clock mode that performs the count down by synchronizing with 3-type internal clocks and the event count mode that performs the count down by detecting the arbitration. This timer defines an underflow as a transition of the count value from  $0000_H$  to  $FFFF_H$ . Therefore, when the equation (counted value = reload register setting value+1) holds, an underflow occurs. Either mode can be selected for the count operation from the reload mode which repeats the count by reloading the count setting value at the underflow occurrence or the one-shot mode which stops the count at the underflow occurrence. The interrupt can be generated at the counter underflow occurrence so as to correspond to the DTC.

### (1) Register list

- TMCSR Timer control status register

Timer control status register (upper) (TMCSR0H to TMCSR2H)

	15	14	13	12	11	10	9	8	Initial Value
000051H	—	—	—	—	CSL1	CSL0	MOD2	MOD1	- - - 0000B
000055H	—	—	—	—	R/W	R/W	R/W	R/W	Read/Write
000059H	—	—	—	—					

Timer control status register (lower) (TMCSR0L to TMCSR2L)

	7	6	5	4	3	2	1	0	Initial Value
000050H	MODO	OUTE	OUTL	RELD	INTE	UF	CNTE	TRG	00000000B
000054H	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Read/Write
000058H	—	—	—	—	—	—	—	—	

- 16-bit timer register/16-bit reload register TMR0 to TMR2/TMRLR0 to TMRLR2 (upper)


	15	14	13	12	11	10	9	8	Initial Value
000053H	D15	D14	D13	D12	D11	D10	D9	D8	XXXXXXXXB
000057H	R/W	Read/Write							
00005BH	—	—	—	—	—	—	—	—	

TMR0 to TMR2/TMRLR0 to TMRLR2 (low)

	7	6	5	4	3	2	1	0	Initial Value
000052H	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXXXB
000056H	R/W	Read/Write							
00005AH	—	—	—	—	—	—	—	—	

- : Unused

## (2) Block diagram



# MB90800 Series

## 11. Watch timer


The watch timer is a 15-bit timer using the subclock. It can generate the interrupt request for each interval time. The watch timer can also be used as the clock source of the watchdog timer by setting so.

### (1) Register list

Watch timer control register (WTC)

0000AA <sub>H</sub>	7	6	5	4	3	2	1	0	Initial Value
	WDCS	SCE	WTIE	WTOF	WTR	WTC2	WTC1	WTC0	1X011000 <sub>B</sub>
	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	Read/Write

### (2) Block diagram



## 12. Watchdog timer

The watchdog timer is a timer counter provided for preventing program malfunction. The watchdog timer is a 2-bit counter operating with an output of the timebase timer or watch timer as count clock and resets the CPU when the counter is not cleared within the interval time.


### (1) Register list

Watchdog timer control register (WDTC)

0000A8 <sub>H</sub>	7	6	5	4	3	2	1	0	Initial Value XXXXX111 <sub>B</sub>
	PONR	—	WRST	ERST	SRST	WTE	WT1	WT0	R — R R R W W W Read/Write

— : Unused

### (2) Block diagram



# MB90800 Series

## 13. Time-base timer

The time-base timer has a function that enables a selection of four interval times using 18-bit free-run counter (time-base counter) with synchronizing to the internal count clock (two division of original oscillation). Furthermore, the function of timer output of oscillation stabilization wait or function supplying operation clocks for watchdog timer are provided.


### (1) Register list

Timer base timer control register (TBTC)

0000A9H	15	14	13	12	11	10	9	8	Initial Value
	Reserved	—	—	TBIE	TBOF	TBR	TBC1	TBC0	1 - - 00100B
	R/W	—	—	R/W	R/W	W	R/W	R/W	Read/Write

- : Unused

### (2) Block diagram



— : Unused

OF : Overflow

HCLK : Oscillation clock

\*1 : The machine clock is switched from main/sub clock to PLL clock.

\*2 : The machine clock is switched from sub clock to main clock.

## 14. Clock generator

The clock generator controls operation of the internal clock which is the operation clock for the CPU and peripheral devices. This internal clock is used as machine clock and its one cycle as machine cycle. In addition, the clock generated by original oscillation is used as oscillation clock and that by internal PLL oscillation as PLL clock.


### (1) Register list

Clock selection register (CKSCR)


0000A1 <sub>H</sub>	15	14	13	12	11	10	9	8	Initial Value
	SCM	MCM	WS1	WS0	SCS	MCS	CS1	CS0	11111100 <sub>B</sub>
	R	R	R/W	R/W	R/W	R/W	R/W	R/W	Read/Write

# MB90800 Series

## (2) Block diagram



### (3) Clock supply map



# MB90800 Series

## 15. Low power consumption mode


The low-power consumption mode has the following CPU operation modes by selecting the operation clock and operating the control of the clock.

- Clock mode  
(PLL clock mode, main clock mode and sub clock mode)
- CPU intermittent operation mode  
(PLL clock intermittent operation mode, main clock intermittent operation mode and subclock intermittent operation mode)
- Standby mode  
(Sleep mode, time base timer mode, stop mode and watch mode)

### (1) Register list


Low power consumption mode control register (LPMCR)								Initial Value 00011000 <sub>B</sub>	Read/Write
0000A0H	7	6	5	4	3	2	1	0	
	STP	SLP	SPL	RST	TMD	CG1	CG0	Reserved	
	W	W	R/W	W	R/W	R/W	R/W	R/W	

## (2) Block diagram



# MB90800 Series

(3) Figure of status transition



## 16. Timer clock output

The timer clock output circuit divides the oscillation clock by the time-base timer and generates and outputs the set division clock. Selectable from 32/64/128/256 division of the oscillation clock.

The timer clock output circuit is inactive in reset or stop mode. It is active in normal run, sleep, or pseudo-timer mode.

	PLL_Run	Main_Run	Sleep	Pseudo clock	STOP	Reset
Operation status	○	○	○	○	×	×

Note : When the time-base timer is cleared while using the timer clock output circuit, the clock is not correctly output.

For detail of the time-base timer's clear condition, see the section of time-base timer in the MB90800 Hardware Manual.

### (1) Register list


Watch clock output control register (TMCS)

0000AF <sub>H</sub>	15	14	13	12	11	10	9	8	Initial Value
	—	—	—	—	—	TEN	TS1	TS0	XXXXX000 <sub>B</sub>

— R/W    R/W    R/W

- : Unused

### (2) Block diagram



# MB90800 Series

## 17. ROM mirroring function selection module

ROM mirroring function selection module provides the setting so that ROM data located in FF bank can be read by access to 00 bank.


### (1) Register list

ROM mirror function select register (ROMM)

00006F <sub>H</sub>	15	14	13	12	11	10	9	8	Initial Value
	—	—	—	—	—	—	—	MI	XXXXXX1 <sub>B</sub>
	—	—	—	—	—	—	—	R/W	Read/Write

- : Unused

### (2) Block diagram



Note : Do not access to ROM mirroring function selection register in the middle of the operation of the address 008000<sub>H</sub> to 00FFFF<sub>H</sub>.

## 18. Interrupt controller

Interrupt control register is in the interrupt controller. The register corresponds to all I/O of interrupt function. The register has following functions;

- Setting of Interrupt level at correspondent peripheral circuit.

### (1) Register list (at writing)

Interrupt control register	Initial Value
Address :	
ICR01 0000B1H	
ICR03 0000B3H	
ICR05 0000B5H	
ICR07 0000B7H	
ICR09 0000B9H	
ICR11 0000BBH	
ICR13 0000BDH	
ICR15 0000BFH	
bit 15     14     13     12     11     10     9     8	00000111 <sub>B</sub>
ICS3   ICS2   ICS1   ICS0   ISE   IL2   IL1   IL0	
W       W       W       W       R/W     R/W     R/W     R/W	Read/Write
Interrupt control register	Initial Value
Address :	
ICR00 0000B0H	
ICR02 0000B2H	
ICR04 0000B4H	
ICR06 0000B6H	
ICR08 0000B8H	
ICR10 0000BAH	
ICR12 0000BCH	
ICR14 0000BEH	
bit 7     6     5     4     3     2     1     0	00000111 <sub>B</sub>
ICS3   ICS2   ICS1   ICS0   ISE   IL2   IL1   IL0	
W       W       W       W       R/W     R/W     R/W     R/W	Read/Write
Note : Do not access using read modify write instruction because it causes the malfunction.	

# MB90800 Series

## (2) Register list (at reading)


Interrupt control register								Initial Value
Address :								
ICR01 0000B1H								
ICR03 0000B3H								
ICR05 0000B5H								
ICR07 0000B7H								
ICR09 0000B9H								
ICR11 0000BBH								
ICR13 0000BDH								
ICR15 0000BFH								
Read/Write	—	—	R	R	R/W	R/W	R/W	Read/Write
Initial Value								

Interrupt control register								Initial Value
Address :								
ICR00 0000B0H								
ICR02 0000B2H								
ICR04 0000B4H								
ICR06 0000B6H								
ICR08 0000B8H								
ICR10 0000BAH								
ICR12 0000BCH								
ICR14 0000BEH								
Read/Write	—	—	R	R	R/W	R/W	R/W	Read/Write
Initial Value								

- : Unused

Note : Do not access using read modify write instruction because it causes the malfunction.

### (3) Block diagram



# MB90800 Series

## 19. LCD controller/driver

The LCD controller/driver contains  $24 \times 8$ -bit display data memory and controls the LCD display with four common output lines and 48 segment output lines. Three duty outputs can be selected to directly drive the LCD panel (liquid crystal display).

- Contains an LCD driving voltage split resistor. Moreover, the external division resistance can be connected.
- A maximum of four common output lines (COM0 to COM3) and 48 segment output lines (SEG0 to SEG47) are available.
- Contains 24-byte display data memory (display RAM).
- For the duty, 1/2, 1/3, or 1/4 can be selected (restricted by bias setting).
- The LCD can directly be driven.

Bias	1/2 duty	1/3 duty	1/4 duty
1/2 bias	○	×	×
1/3 bias	×	○	○

○ : Recommended mode

× : Disable

### (1) Register list

- LCR (LCD control register)

LCD control register (higher) (LCRH)

	15	14	13	12	11	10	9	8	Initial Value
00005D <sub>H</sub>	SS4	VS0	CS1	CS0	SS3	SS2	SS1	SS0	00000000 <sub>B</sub>
	R/W	Read/Write							


LCD control register (lower) (LCRL)

	7	6	5	4	3	2	1	0	Initial Value
00005C <sub>H</sub>	CSS	LCEN	VSEL	BK	MS1	MS0	FP1	FP0	00010000 <sub>B</sub>
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Read/Write

- LCDC range register (LCRR)

	7	6	5	4	3	2	1	0	Initial Value
00005E <sub>H</sub>	Reserved	Reserved	SE4	SE3	SE2	SE1	SE0	LCR	00000000 <sub>B</sub>
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Read/Write

## (2) Block diagram



# MB90800 Series

## ■ ELECTRICAL CHARACTERISTICS

### 1. Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage <sup>*1</sup>	V <sub>CC</sub>	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 4.0	V	
	A <sub>VCC</sub>	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 4.0	V	V <sub>CC</sub> ≥ A <sub>VCC</sub> <sup>*2</sup>
Input voltage <sup>*1</sup>	V <sub>I</sub>	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 4.0	V	<sup>*3</sup>
		V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 6.0	V	N-ch open-drain (5 V withstand voltage I/O) <sup>*4</sup>
Output voltage <sup>*1</sup>	V <sub>O</sub>	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 4.0	V	<sup>*3</sup>
“L” level maximum output current	I <sub>OL11</sub>	—	10	mA	Other than P74, P75, P40 to P47 <sup>*5</sup>
	I <sub>OL12</sub>	—	30	mA	P74, P75, P40 to P47 (Heavy-current output port) <sup>*5</sup>
“L” level average output current	I <sub>OLAV1</sub>	—	3	mA	Other than P74, P75, P40 to P47 <sup>*6</sup>
	I <sub>OLAV2</sub>	—	15	mA	P74, P75, P40 to P47 (Heavy-current output port) <sup>*6</sup>
“L” level maximum total output current	ΣI <sub>OL</sub>	—	120	mA	
“L” level average total output current	ΣI <sub>OLAV</sub>	—	60	mA	<sup>*7</sup>
“H” level maximum output current	I <sub>OH11</sub>	—	- 10	mA	Other than P74, P75, P40 to P47 <sup>*5</sup>
	I <sub>OH12</sub>	—	- 12	mA	P40 to P47 (Heavy-current output port) <sup>*5</sup>
“H” level average output current	I <sub>OHAV</sub>	—	- 3	mA	<sup>*6</sup>
“H” level maximum total output current	ΣI <sub>OH</sub>	—	- 120	mA	
“H” level average total output current	ΣI <sub>OHAV</sub>	—	- 60	mA	<sup>*7</sup>
Power consumption	P <sub>d</sub>	—	351	mW	
Operating temperature	T <sub>A</sub>	- 40	+ 85	°C	
Storage temperature	T <sub>STG</sub>	- 55	+ 150	°C	

\*1 : The parameter is based on V<sub>SS</sub> = A<sub>VSS</sub> = 0.0 V.

\*2 : A<sub>VCC</sub> should not be exceeding V<sub>CC</sub> at power-on etc.

\*3 : V<sub>I</sub>, V<sub>O</sub>, should not exceed V<sub>CC</sub> + 0.3 V.

\*4 : Applicable to pins : P74, P75

\*5 : A peak value of an applicable one pin is specified as a maximum output current.

\*6 : An average current value of an applicable one pin within 100 ms is specified as an average output current.  
(Average value is found by multiplying operating current by operating rate.)

\*7 : An average current value of all pins within 100 ms is specified as an average total output current.  
(Average value is found by multiplying operating current by operating rate.)

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## 2. Recommended Operating Conditions

( $V_{SS} = AV_{SS} = 0.0 \text{ V}$ )

Parameter	Symbol	Value		Unit	Remarks
		Min	Max		
Power supply voltage	$V_{CC}$	2.7	3.6	V	At normal operating
		1.8	3.6	V	Stop operation state maintenance
“H” level input voltage	$V_{IH}$	$0.7 V_{CC}$	$V_{CC} + 0.3$	V	CMOS input pin
	$V_{IHS}$	$0.8 V_{CC}$	$V_{CC} + 0.3$	V	CMOS hysteresis input pin (Resisting pressure of 5 V is $V_{CC} = 5.0 \text{ V}$ )
	$V_{IHM}$	$V_{CC} - 0.3$	$V_{CC} + 0.3$	V	MD pin input
“L” level input voltage	$V_{IL}$	$V_{SS} - 0.3$	$0.3 V_{CC}$	V	CMOS input pin
	$V_{ILS}$	$V_{SS} - 0.3$	$0.2 V_{CC}$	V	CMOS hysteresis input pin
	$V_{ILM}$	$V_{SS} - 0.3$	$V_{SS} + 0.3$	V	MD pin input
Operating temperature	$T_A$	- 40	+ 85	°C	

**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

# MB90800 Series

## 3. DC Characteristics

( $V_{CC} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
"H" level output voltage	$V_{OH}$	Output pins other than P40 to P47, P74, P75	$I_{OH} = -4.0 \text{ mA}$	$V_{CC} - 0.5$	—	$V_{CC}$	V	
	$V_{OH1}$	P40 to P47	$I_{OH} = -8.0 \text{ mA}$	$V_{CC} - 0.5$	—	$V_{CC}$	V	Heavy-current output port
"L" level output voltage	$V_{OL}$	Output pins other than P40 to P47, P74, P75	$I_{OL} = 4.0 \text{ mA}$	$V_{SS}$	—	$V_{SS} + 0.4$	V	
	$V_{OL1}$	P40 to P47	$I_{OL} = 15.0 \text{ mA}$	$V_{SS}$	—	$V_{SS} + 0.6$	V	Heavy-current output port
	$V_{OL2}$	P74, P75	$I_{OL} = 15.0 \text{ mA}$	—	0.5	$V_{SS} + 0.8$	V	Open-drain pin
Open-drain output application voltage	$V_{D1}$	P74, P75	—	$V_{SS} - 0.3$	—	$V_{SS} + 5.5$	V	
Input leak current	$I_{IL}$	All output pin	$V_{CC} = 3.3 \text{ V}$ , $V_{SS} < V_I < V_{CC}$	-10	—	+10	$\mu\text{A}$	
Pull-up resistor	$R_{UP}$	$\overline{RST}$	$V_{CC} = 3.3 \text{ V}$ , $T_A = +25^\circ\text{C}$	25	50	100	$\text{k}\Omega$	
Pull-down resistor	$R_{DOWN}$	MD2	$V_{CC} = 3.3 \text{ V}$ , $T_A = +25^\circ\text{C}$	25	50	100	$\text{k}\Omega$	Except FLASH memory products
Open drain output current	$I_{leak}$	P74, P75	—	—	0.1	10	$\mu\text{A}$	
Power supply current	$I_{CC}$	$V_{CC}$	$V_{CC} = 3.3 \text{ V}$ , Internal frequency 25 MHz At normal operating	—	48	60	mA	
			$V_{CC} = 3.3 \text{ V}$ , Internal frequency 25 MHz At Flash writing	—	60	75	mA	FLASH memory products
			$V_{CC} = 3.3 \text{ V}$ , Internal frequency 25 MHz At Flash erasing	—	60	75	mA	FLASH memory products
	$I_{CCS}$		$V_{CC} = 3.3 \text{ V}$ , Internal frequency 25 MHz at sleep mode	—	22.5	30	mA	

(Continued)

# MB90800 Series

(Continued)

( $V_{CC} = AV_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply current	I <sub>CCTS</sub>	V <sub>CC</sub>	$V_{CC} = 3.3\text{ V}$ , Internal frequency 3 MHz at timer mode	—	0.75	7	mA	
	I <sub>CCCL</sub>		$V_{CC} = 3.3\text{ V}$ , Internal frequency 8 kHz at subclock operation, ( $T_A = +25^\circ\text{C}$ )	—	15	140	$\mu\text{A}$	MASK ROM products
	I <sub>CCLS</sub>		$V_{CC} = 3.3\text{ V}$ , Internal frequency 8 kHz at subclock sleep operation, ( $T_A = +25^\circ\text{C}$ )	—	23	40	$\mu\text{A}$	
	I <sub>CCST</sub>		$V_{CC} = 3.3\text{ V}$ , Internal frequency 8 kHz at watch mode ( $T_A = +25^\circ\text{C}$ )	—	1.8	40	$\mu\text{A}$	
	I <sub>CCH</sub>		At Stop mode, ( $T_A = +25^\circ\text{C}$ )	—	0.8	40	$\mu\text{A}$	
LCD division resistance	R <sub>LCD</sub>	V <sub>CC</sub> – V <sub>3</sub>	At LCR = 0 setting	100	200	400	k $\Omega$	*
		V <sub>CC</sub> – V <sub>3</sub>	At LCR = 1 setting	12.5	25	50		
		V <sub>0</sub> – V <sub>1</sub> , V <sub>1</sub> – V <sub>2</sub> , V <sub>2</sub> – V <sub>3</sub>	At LCR = 0 setting	50	100	200		
		V <sub>0</sub> – V <sub>1</sub> , V <sub>1</sub> – V <sub>2</sub> , V <sub>2</sub> – V <sub>3</sub>	At LCR = 1 setting	6.25	12.5	25		
COM0 to COM3 output impedance	R <sub>VCOM</sub>	COM0 to COM3	V <sub>1</sub> to V <sub>3</sub> = 3.3 V	—	—	2.5	k $\Omega$	
SEG00 to SEG47 output impedance	R <sub>VSEG</sub>	SEG00 to SEG47		—	—	15	k $\Omega$	
LCD leak current	I <sub>LCDC</sub>	V <sub>0</sub> to V <sub>3</sub> , COM0 to COM3, SEG00 to SEG47	—	-5	—	+5	$\mu\text{A}$	

\* : LCD internal divided resistor can be select two type resistor by internal divided resistor selecting bit (LCR) of LCDC range register (LCRR) .

# MB90800 Series


## 4. AC Characteristics

### (1) Clock timing


( $V_{CC} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks	
				Min	Typ	Max			
Clock frequency	$f_{CH}$	X0, X1	—	3	—	16	MHz	External crystal oscillation	
				3		16		$\times 1/2$ (at PLL stop) At oscillation circuit	
				4		16		Multiply by 1 At oscillation circuit	
				4		12.5		Multiply by 2 At oscillation circuit	
				4		8.33		Multiply by 3 At oscillation circuit	
				4		6.25		Multiply by 4 At oscillation circuit	
		X0		3	—	25		$\times 1/2$ (at PLL stop) At external clock	
				4		25		Multiply by 1 At external clock	
				4		12.5		Multiply by 2 At external clock	
				4		8.33		Multiply by 3 At external clock	
				4		6.25		Multiply by 4 At external clock	
				$f_{CL}$	X0A, X1A	32.768	kHz		
Clock cycle time	$t_{HCYL}$	X0, X1		40	—	333	ns		
	$t_{LCYL}$	X0A, X1A		—	30.5	—	$\mu\text{s}$		
Input clock pulse width	$P_{WH}$	X0		5	—	—	ns	Set duty ratio $50\% \pm 3\%$	
	$P_{WL}$	X0A		—	15.2	—	$\mu\text{s}$	Set duty ratio at 30% to 70% as a guideline.	
Input clock rise time and fall time	$t_{cr}$ $t_{cf}$	X0		—	—	5	ns	At external clock	
Internal operating clock frequency	$f_{CP}$	—		1.5	—	25	MHz	When main clock is used	
	$f_{CP1}$	—		—	8.192	—	kHz	When sub clock is used	
Internal operating clock cycle time	$t_{CP}$	—		40	—	666	ns	When main clock is used	
	$t_{CP1}$	—		—	122.1	—	$\mu\text{s}$	When sub clock is used	

- X0, X1 clock timing




- X0A, X1A clock timing




# MB90800 Series

- PLL operation guarantee range

Relation between internal operation clock frequency and power supply voltage




Relation between oscillation clock frequency and internal operating clock frequency



Rating values of alternating current is defined by the measurement reference voltage values shown below :


- Input signal waveform

Hysteresis input pin



- Output signal waveform

Output pin




## (2) Reset input timing

( $V_{CC} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )


Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Reset input time	$t_{RSTL}$	$\overline{RST}$	—	500	—	ns	At normal operating, at time base timer mode, at main sleep mode, at PLL sleep mode
				Oscillation time of oscillator*+ 500 ns	—	$\mu\text{s}$	At stop mode, at sub clock mode, at sub sleep mode, at watch mode

\* : Oscillation time of oscillator is time until oscillation reaches 90% of amplitude. It takes several milliseconds to several dozens of milliseconds on a crystal oscillator, several hundreds of microseconds to several milliseconds on a FAR/ceramic oscillator, and 0 milliseconds on an external clock.

- In normal operating, time base timer mode, main sleep mode and PLL sleep mode



- In stop mode, sub clock mode, sub sleep mode and watch mode



# MB90800 Series

## (3) Power-on reset


( $V_{CC} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condi-tions	Value		Unit	Remarks
				Min	Max		
Power supply rising time	$t_R$	$V_{CC}$	—	—	30	ms	At normal operating
Power supply shutdown time	$t_{OFF}$	$V_{CC}$		1	—	ms	Wait time until power on

Notes : •  $V_{CC}$  should be set under 0.2 V before power-on rising up.

• These value are for power-on reset.

• In the device, there are internal registers which is initialized only by a power-on reset. If these initialization is executing, power-on procedure must be obeyed by these value.



Note : Sudden change of power supply voltage may activate the power-on reset function. When changing power supply voltages during operation, raise the power smoothly by suppressing variation of voltages as shown below.




## (4) Serial I/O

( $V_{CC} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )


Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks	
				Min	Max			
Serial clock cycle time	t <sub>SCYC</sub>	SC0 to SC3	Internal shift clock mode output pin : $C_L = 80 \text{ pF} + 1 \text{ TTL}$	8 t <sub>CP</sub>	—	ns		
SCK ↓ → SOT delay time	t <sub>SLOV</sub>	SC0 to SC3, SO0 to SO3		-80	80	ns		
Valid SIN → SCK ↑	t <sub>IVSH</sub>	SC0 to SC3, SI0 to SI3		100	—	ns		
SCK ↑ → Valid SIN hold time	t <sub>SHIX</sub>			60	—	ns		
Serial clock H pulse width	t <sub>SHSL</sub>	SC0 to SC3	External shift clock mode output pin : $C_L = 80 \text{ pF} + 1 \text{ TTL}$	4 t <sub>CP</sub>	—	ns		
Serial clock L pulse width	t <sub>SLSH</sub>	SC0 to SC3		4 t <sub>CP</sub>	—	ns		
SCK ↓ → SOT delay time	t <sub>SLOV</sub>	SC0 to SC3, SO0 to SO3		—	150	ns		
Valid SIN → SCK ↑	t <sub>IVSH</sub>	SC0 to SC3, SI0 to SI3		60	—	ns		
SCK ↑ → valid SIN hold time	t <sub>SHIX</sub>			60	—	ns		

- Notes : • The above rating is in CLK synchronous mode.  
•  $C_L$  is a load capacitance value on pins for testing.  
•  $t_{CP}$  is machine cycle frequency (ns). Refer to "(1) Clock timing".

### • Internal shift clock mode



### • External shift clock mode



# MB90800 Series


## (5) Timer input timing

( $V_{CC} = AV_{CC} = 3.3 V \pm 0.3 V$ ,  $V_{SS} = AV_{SS} = 0.0 V$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	$t_{TIWH}$ $t_{TIWL}$	TIN0 to TIN2, IC0, IC1	—	4 $t_{CP}$	—	ns	

Note :  $t_{CP}$  is machine cycle frequency (ns) . Refer to “(1) Clock timing”.

- Timer Input Timing




## (6) Timer output timing

( $V_{CC} = AV_{CC} = 3.3 V \pm 0.3 V$ ,  $V_{SS} = AV_{SS} = 0.0 V$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
CLK ↑ → TOUT change time	$t_{TO}$	TOT0 to TOT2, PPG0, PPG1, OCU0, OCU1	—	30	—	ns	

- Timer Output Timing




## (7) Trigger input timing

( $V_{CC} = AV_{CC} = 3.3 V \pm 0.3 V$ ,  $V_{SS} = AV_{SS} = 0.0 V$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	$t_{TRGH}$ $t_{TRGL}$	INT0 to INT3	—	5 $t_{CP}$	—	ns	At normal operating
		1		—	μs	In Stop mode	

Note :  $t_{CP}$  is machine cycle frequency (ns) . Refer to “(1) Clock timing”.

- Trigger Input Timing



## (8) I<sup>2</sup>C timing

(AV<sub>CC</sub> = V<sub>CC</sub> = 3.3 V ± 0.3 V, V<sub>SS</sub> = AV<sub>SS</sub> = 0.0 V, T<sub>A</sub> = -40 °C to +85 °C)

Parameter	Symbol	Conditions	Standard-mode		Unit
			Min	Max	
SCL clock frequency	f <sub>SCL</sub>	When power supply voltage of external pull-up resistor is 5.0 V R = 1.0 kΩ, C = 50 pF <sup>*2</sup> When power supply voltage of external pull-up resistor is 3.6 V R = 1.0 kΩ, C = 50 pF <sup>*2</sup>	0	100	kHz
Hold time (repeated) START condition SDA ↓ → SCL ↓	t <sub>HDDSTA</sub>		4.0	—	μs
"L" width of the SCL clock	t <sub>LOW</sub>		4.7	—	μs
"H" width of the SCL clock	t <sub>HIGH</sub>		4.0	—	μs
Set-up time for a repeated START condition SCL ↑ → SDA ↓	t <sub>SUSTA</sub>		4.7	—	μs
Data hold time SCL ↓ → SDA ↓ ↑	t <sub>HDDAT</sub>		0	3.45 <sup>*3</sup>	μs
Data set-up time SDA ↓ ↑ → SCL ↑	t <sub>SUDAT</sub>	When power supply voltage of external pull-up resistor is 5.0 V f <sub>CP</sub> <sup>*1</sup> ≤ 20 MHz, R = 1.0 kΩ, C = 50 pF <sup>*2</sup> When power supply voltage of external pull-up resistor is 3.6 V f <sub>CP</sub> <sup>*1</sup> ≤ 20 MHz, R = 1.0 kΩ, C = 50 pF <sup>*2</sup>	250 <sup>*4</sup>	—	ns
Set-up time for STOP condition SCL ↑ → SDA ↑	t <sub>SUSTO</sub>	When power supply voltage of external pull-up resistor is 5.0 V f <sub>CP</sub> <sup>*1</sup> > 20 MHz, R = 1.0 kΩ, C = 50 pF <sup>*2</sup> When power supply voltage of external pull-up resistor is 3.6 V f <sub>CP</sub> <sup>*1</sup> > 20 MHz, R = 1.0 kΩ, C = 50 pF <sup>*2</sup>	200 <sup>*4</sup>	—	ns
Bus free time between a STOP and START condition	t <sub>BUS</sub>	When power supply voltage of external pull-up resistor is 5.0 V R = 1.0 kΩ, C = 50 pF <sup>*2</sup> When power supply voltage of external pull-up resistor is 3.6 V R = 1.0 kΩ, C = 50 pF <sup>*2</sup>	4.0	—	μs
			4.7	—	μs

\*1 : f<sub>CP</sub> is internal operation clock frequency. Refer to "(1) Clock timing".


\*2 : R, C : Pull-up resistor and load capacitor of the SCL and SDA lines.

\*3 : The maximum t<sub>HDDAT</sub> only has to be met if the device does not stretch the "L" width (t<sub>LOW</sub>) of the SCL signal.

\*4 : Refer to "• Note of SDA and SCL set-up time".

# MB90800 Series


- Note of SDA and SCL set-up time



Note : The rating of the input data set-up time in the device connected to the bus cannot be satisfied depending on the load capacitance or pull-up resistor.

Be sure to adjust the pull-up resistor of SDA and SCL if the rating of the input data set-up time cannot be satisfied.

- Timing definition



## 5. Electrical Characteristics for the A/D Converter

( $V_{CC} = AV_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	10	bit	
Total error	—	—	—	—	$\pm 3.0$	LSB	
Nonlinear error	—	—	—	—	$\pm 2.5$	LSB	
Differential linear error	—	—	—	—	$\pm 1.9$	LSB	
Zero transition voltage	$V_{OT}$	AN0 to AN11	$AV_{SS} - 1.5$ LSB	$AV_{SS} + 0.5$ LSB	$AV_{SS} + 2.5$ LSB	mV	$1\text{ LSB} = AV_{CC}/1024$
Full-scale transition voltage	$V_{FST}$	AN0 to AN11	$AV_{CC} - 3.5$ LSB	$AV_{CC} - 1.5$ LSB	$AV_{CC} + 0.5$ LSB	mV	
Conversion time	—	—	8.64 <sup>*1</sup>	—	—	$\mu\text{s}$	
Sampling time	—	—	2	—	—	$\mu\text{s}$	
Analog port input current	$I_{AIN}$	AN0 to AN11	—	—	10	$\mu\text{A}$	
Analog input voltage	$V_{AIN}$	AN0 to AN11	0	—	$AV_{CC}$	V	
Reference voltage	—	$AV_{CC}$	3.0	—	$AV_{CC}$	V	
Power supply current	$I_A$	$AV_{CC}$	—	1.4	3.5	mA	
	$I_{AH}$	$AV_{CC}$	—	—	$5^{*2}$	$\mu\text{A}$	
Reference voltage supplying current	$I_R$	$AV_{CC}$	—	94	150	$\mu\text{A}$	
	$I_{RH}$	$AV_{CC}$	—	—	$5^{*2}$	$\mu\text{A}$	
Interchannel disparity	—	AN0 to AN11	—	—	4	LSB	

\*1 : At operating, main clock 25 MHz.


\*2 : If A/D converter is not operating, a current when CPU is stopped is applicable (at  $V_{CC} - CPU = AV_{CC} = 3.3\text{ V}$ )

# MB90800 Series

## About the external impedance of analog input and its sampling time>

A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the resistor value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. And, if the sampling time cannot be sufficient, connect a capacitor of about 0.1  $\mu$ F to the analog input pin.

- Analog input circuit model




	R	C
MB90802 (S)/803 (S)	1.9 k $\Omega$ (Max)	32.3 pF (Max)
MB90F804	1.9 k $\Omega$ (Max)	25.0 pF (Max)
MB90V800	1.9 k $\Omega$ (Max)	32.3 pF (Max)


Note : The values are reference values.

- The relationship between external impedance and minimum sampling time

(External impedance = 0 k $\Omega$  to 100 k $\Omega$ )



(External impedance = 0 k $\Omega$  to 20 k $\Omega$ )



- About errors

As  $|AV_{RH} - AV_{SS}|$  becomes smaller, values of relative errors grow larger.

## 6. Definition of A/D Converter Terms

### Resolution

Analog variation that is recognized by an A/D converter.

The 10-bit can resolve analog voltage into  $2^{10} = 1024$ .

### Total error


This shows the difference between the actual voltage and the ideal value and means a total of error because of offset error, gain error, non-linearity error and noise.

### Linearity error

Deviation between a line across zero-transition line (00 0000 0000  $\leftrightarrow$  00 0000 0001) and full-scale transition line (11 1111 1110  $\leftrightarrow$  11 1111 1111) and actual conversion characteristics.

### Differential linear error

Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.



$$\text{Total error of digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \text{ [LSB]}$$

$$1\text{LSB(Ideal value)} = \frac{\text{AV}_{cc} - \text{AV}_{ss}}{1024} \text{ [V]}$$

N : A/D converter digital output value

$V_{OT}(\text{Ideal value}) = \text{AV}_{ss} + 0.5 \text{ LSB}$  [V]


$V_{FST}(\text{Ideal value}) = \text{AV}_{cc} - 1.5 \text{ LSB}$  [V]

$V_{NT}$ : A voltage at which digital output transitions from  $(N - 1)$  to N.

(Continued)

# MB90800 Series

(Continued)



$$\text{Linear error in digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + V_{OT}\}}{1 \text{ LSB}} \quad [\text{LSB}]$$

$$\text{Differential linear error in digital output } N = \frac{V_{(N+1)T} - V_{NT}}{1 \text{ LSB}} - 1 \text{ LSB} \quad [\text{LSB}]$$

$$1 \text{ LSB} = \frac{V_{FST} - V_{OT}}{1022} \quad [\text{V}]$$

N : A/D converter digital output value

$V_{OT}$  : Voltage at which digital output transits from 000H to 001H.

$V_{FST}$  : Voltage at which digital output transits from 3FEH to 3FFH.

## 7. FLASH MEMORY

Parameter	Conditions	Value			Unit	Remarks
		Min	Typ	Max		
Sector erase time	$T_A = + 25^\circ\text{C}$ $V_{cc} = 3.0 \text{ V}$	—	1	15	s	Excludes 00H programming prior to erasure.
Chip erase time		—	9	—	s	Excludes 00H programming prior to erasure.
Word (16-bit width) programming time		—	16	3600	$\mu\text{s}$	Except for the over head time of the system.
Program/erase cycle	—	10000	—	—	cycle	
Flash memory data retention time	Average $T_A = + 85^\circ\text{C}$	20	—	—	year	*

\* : This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at  $+ 85^\circ\text{C}$ ).

# MB90800 Series


## ■ ORDERING INFORMATION

Part number	Package	Remarks
MB90F804-101PF-G MB90F804-201PF-G		
MB90803PF-G MB90803SPF-G MB90802PF-G MB90802SPF-G	100-pin plastic QFP (FPT-100P-M06)	

## ■ PACKAGE DIMENSION

100-pin plastic QFP  
(FPT-100P-M06)

- Note 1) \* : These dimensions do not include resin protrusion.
- Note 2) Pins width and pins thickness include plating thickness.
- Note 3) Pins width do not include tie bar cutting remainder.



© 2002 FUJITSU LIMITED F10008S-c-5-5

Dimensions in mm (inches).

Note : The values in parentheses are reference values.

# MB90800 Series

The information for microcontroller supports is shown in the following homepage.  
<http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html>

## FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.