



# I<sup>2</sup>C CMOS 8 × 12 Unbuffered Analog Switch Array With Dual/Single Supplies

## ADG2128

### FEATURES

- I<sup>2</sup>C®-compatible interface
- 32-lead LFCSP\_VQ (5 mm x 5 mm)
- Double-buffered input logic
  - Simultaneous update of multiple switches
- Up to 300 MHz bandwidth
- Fully specified at  $\pm 5$  V dual-/ +12 V single-supply operation
- On resistance 35  $\Omega$  maximum
- Low quiescent current < 20  $\mu$ A

### APPLICATIONS

- AV switching in TV
- Automotive infotainment
- AV receivers
- CCTV
- Ultrasound applications
- KVM switching
- Telecom applications
- Test equipment/instrumentation
- PBX systems

### GENERAL DESCRIPTION

The ADG2128 is an analog cross point switch with an 8 × 12 array size. The switch array is arranged so that there are eight columns by 12 rows, for a total of 96 switch channels. The array is bidirectional, so the rows and columns can be configured as either inputs or outputs. Each of the 96 switches can be addressed and configured through the I<sup>2</sup>C-compatible interface. Any number of combinations can be active at any one time. Another feature of the ADG2128 is that a number of switches can be updated simultaneously using the LDSW command. In addition, a RESET option allows all of the switch channels to be reset/off. At power on, all switches are in the off condition. The device is packaged in a 32-lead, 5 mm × 5 mm LFCSP\_VQ.

### FUNCTIONAL BLOCK DIAGRAM




Figure 1.

05464-001

#### Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700  
Fax: 781.461.3113  
[www.analog.com](http://www.analog.com)  
©2006 Analog Devices, Inc. All rights reserved.

## TABLE OF CONTENTS

Features .....	1	RESET/Power-On Reset.....	18
Applications.....	1	Load Switch (LDSW).....	18
General Description .....	1	Readback .....	18
Functional Block Diagram .....	1	Serial Interface .....	19
Revision History .....	2	Serial Bus Address.....	19
Specifications.....	3	Writing to the ADG2128.....	20
I <sup>2</sup> C Timing Specifications.....	7	Input Shift Register .....	20
Timing Diagram .....	8	Write Operation .....	22
Absolute Maximum Ratings.....	9	Read Operation .....	22
ESD Caution.....	9	Evaluation Board.....	24
Pin Configuration and Function Descriptions.....	10	Using the ADG2128 Evaluation Board .....	24
Typical Performance Characteristics .....	11	Power Supply .....	24
Test Circuits.....	15	Outline Dimensions.....	27
Terminology .....	17	Ordering Guide .....	27
Theory of Operation .....	18		

## REVISION HISTORY

1/06—Revision 0: Initial Version

## SPECIFICATIONS

$V_{DD} = 12\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ ,  $V_L = 5\text{ V}$ ,  $GND = 0\text{ V}$ , all specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.<sup>1</sup>

Table 1.

Parameter	B Version		Y Version		Conditions	Units
	+25°C	–40°C to +85°C	+25°C	–40°C to +125°C		
ANALOG SWITCH						
Analog Signal Range		$V_{DD} - 2\text{ V}$		$V_{DD} - 2\text{ V}$		V max
On Resistance, $R_{ON}$	30		30		$V_{DD} = 10.8\text{ V}$ , $V_{IN} = 0\text{ V}$ , $I_S = -10\text{ mA}$	$\Omega$ typ
	35	40	35	42		$\Omega$ max
	32		32		$V_{DD} = 10.8\text{ V}$ , $V_{IN} = 1.4\text{ V}$ , $I_S = -10\text{ mA}$	$\Omega$ typ
	37	42	37	47		$\Omega$ max
	45		45		$V_{DD} = 10.8\text{ V}$ , $V_{IN} = 5.4\text{ V}$ , $I_S = -10\text{ mA}$	$\Omega$ typ
	50	57	50	62		$\Omega$ max
On Resistance Matching	4.5		4.5		$V_{DD} = 10.8\text{ V}$ , $V_{IN} = 0\text{ V}$ , $I_S = -10\text{ mA}$	$\Omega$ typ
Between Channels, $\Delta R_{ON}$	8	9	8	10		$\Omega$ max
On Resistance Flatness, $R_{FLAT(ON)}$	2.3		2.3		$V_{DD} = 10.8\text{ V}$ , $V_{IN} = 0\text{ V}$ to $1.4\text{ V}$ , $I_S = -10\text{ mA}$	$\Omega$ typ
	3.5	4	3.5	5		$\Omega$ max
	14.5		14.5		$V_{DD} = 10.8\text{ V}$ , $V_{IN} = 0\text{ V}$ to $5.4\text{ V}$ , $I_S = -10\text{ mA}$	$\Omega$ typ
	18	20	18	22		$\Omega$ max
LEAKAGE CURRENTS						
Channel Off Leakage, $I_{OFF}$	$\pm 0.001$		$\pm 0.001$		$V_{DD} = 13.2\text{ V}$ $V_X = 7\text{ V}/1\text{ V}$ , $V_Y = 1\text{ V}/7\text{ V}$	$\mu\text{A}$ typ
Channel On Leakage, $I_{ON}$	$\pm 0.001$		$\pm 0.001$		$V_X = V_Y = 1\text{ V}$ or $7\text{ V}$	$\mu\text{A}$ typ
DYNAMIC CHARACTERISTICS <sup>2</sup>						
$C_{OFF}$	11		11			pF typ
$C_{ON}$	18.5		18.5			pF typ
$t_{ON}$	170		170		$R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$	ns typ
	185	190	185	195		ns max
$t_{OFF}$	210		210		$R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$	ns typ
	250	255	250	260		ns max
THD + N	0.04		0.04		$R_L = 10\text{ k}\Omega$ , $f = 20\text{ Hz}$ to $20\text{ kHz}$ , $V_S = 1\text{ V p-p}$	% typ
PSRR			90		$f = 20\text{ kHz}$ ; without decoupling; see Figure 24	dB typ
–3 dB Bandwidth	210		210		Individual inputs to outputs	MHz typ
	16.5		16.5		8 inputs to 1 output	MHz typ
Off Isolation	–69		–69		$R_L = 75\ \Omega$ , $C_L = 5\text{ pF}$ , $f = 5\text{ MHz}$	dB typ
Channel-to-Channel Crosstalk	–63		–63		$R_L = 75\ \Omega$ , $C_L = 5\text{ pF}$ , $f = 5\text{ MHz}$	dB typ
	–76		–76		Adjacent channels	dB typ
					Nonadjacent channels	dB typ
Differential Gain	0.4		0.4		$R_L = 75\ \Omega$ , $C_L = 5\text{ pF}$ , $f = 5\text{ MHz}$	% typ
Differential Phase	0.6		0.6		$R_L = 75\ \Omega$ , $C_L = 5\text{ pF}$ , $f = 5\text{ MHz}$	° typ
Charge Injection	–3.5		–3.5		$V_S = 4\text{ V}$ , $R_S = 0\ \Omega$ , $C_L = 1\text{ nF}$	pC typ
LOGIC INPUTS ( $A_X$ , RESET) <sup>2</sup>						
Input High Voltage, $V_{INH}$		2.0		2.0		V min
Input Low Voltage, $V_{INL}$		0.8		0.8		V max
Input Leakage Current, $I_{IN}$	0.005		0.005			$\mu\text{A}$ typ
		$\pm 0.1$		$\pm 0.1$		$\mu\text{A}$ max
Input Capacitance, $C_{IN}$	7		7			pF typ

# ADG2128

Parameter	B Version		Y Version		Conditions	Units
	+25°C	–40°C to +85°C	+25°C	–40°C to +125°C		
LOGIC INPUTS (SCL, SDA) <sup>2</sup>						
Input High Voltage, $V_{INH}$		0.7 $V_L$		0.7 $V_L$	$V_{IN} = 0\text{ V to }V_L$	V min
		$V_L + 0.3$		$V_L + 0.3$		V max
Input Low Voltage, $V_{INL}$		–0.3		–0.3		V min
		0.3 $V_L$		0.3 $V_L$		V max
Input Leakage Current, $I_{IN}$	0.005		0.005			$\mu\text{A typ}$
		$\pm 0.1$		$\pm 0.1$		$\mu\text{A max}$
Input Hysteresis		0.05 $V_L$		0.05 $V_L$		V min
Input Capacitance, $C_{IN}$	7		7			pF typ
LOGIC OUTPUT (SDA) <sup>2</sup>						
Output Low Voltage, $V_{OL}$		0.4		0.4	$I_{SINK} = 3\text{ mA}$	V max
		0.6		0.6	$I_{SINK} = 6\text{ mA}$	V max
Floating State Leakage Current		$\pm 0.1$		$\pm 0.1$		$\mu\text{A max}$
POWER REQUIREMENTS						
$I_{DD}$	0.05		0.05		Digital Inputs = 0 V or $V_L$	$\mu\text{A typ}$
		1		1		$\mu\text{A max}$
$I_{SS}$	0.05		0.05		Digital inputs = 0 V or $V_L$	$\mu\text{A typ}$
		1		1		$\mu\text{A max}$
$I_L$					Digital inputs = 0 V or $V_L$	
	0.3		0.3		Interface inactive	$\mu\text{A typ}$
		2		2		$\mu\text{A max}$
	0.1		0.1		Interface active: 400 kHz $f_{SCL}$	mA typ
		0.2		0.2		mA max
	0.4		0.4		Interface active: 3.4 MHz $f_{SCL}$	mA typ
		1.2		1.7		mA max

<sup>1</sup> Temperature range is as follows: B version: –40°C to +85°C; Y version: –40°C to +125°C.

<sup>2</sup> Guaranteed by design, not subject to production test.

$V_{DD} = +5\text{ V} \pm 10\%$ ,  $V_{SS} = -5\text{ V} \pm 10\%$ ,  $V_L = 5\text{ V}$ ,  $\text{GND} = 0\text{ V}$ , all specifications  $T_{\text{MIN}}$  to  $T_{\text{MAX}}$ , unless otherwise noted.<sup>1</sup>

Table 2.

Parameter	B Version		Y Version		Conditions	Units
	+25°C	−40°C to +85°C	+25°C	−40°C to +125°C		
ANALOG SWITCH						
Analog Signal Range				$V_{DD} - 2\text{ V}$		V max
On Resistance, $R_{ON}$	34		34		$V_{DD} = +4.5\text{ V}, V_{SS} = -4.5\text{ V}, V_{IN} = V_{SS},$ $I_S = -10\text{ mA}$	$\Omega$ typ
	40	45	40	50	$V_{DD} = +4.5\text{ V}, V_{SS} = -4.5\text{ V}, V_{IN} = 0\text{ V},$ $I_S = -10\text{ mA}$	$\Omega$ max
	50		50		$V_{DD} = +4.5\text{ V}, V_{SS} = -4.5\text{ V}, V_{IN} = 1.4\text{ V},$ $I_S = -10\text{ mA}$	$\Omega$ typ
	55	65	55	70	$V_{DD} = +4.5\text{ V}, V_{SS} = -4.5\text{ V}, V_{IN} = 1.4\text{ V},$ $I_S = -10\text{ mA}$	$\Omega$ max
	66		66		$V_{DD} = +4.5\text{ V}, V_{SS} = -4.5\text{ V}, V_{IN} = V_{SS},$ $I_S = -10\text{ mA}$	$\Omega$ typ
	75	85	75	95	$V_{DD} = +4.5\text{ V}, V_{SS} = -4.5\text{ V}, V_{IN} = V_{SS},$ $I_S = -10\text{ mA}$	$\Omega$ max
On Resistance Matching	4.5		4.5		$V_{DD} = +4.5\text{ V}, V_{SS} = -4.5\text{ V}, V_{IN} = V_{SS}$ to $0\text{ V},$ $I_S = -10\text{ mA}$	$\Omega$ typ
Between Channels, $\Delta R_{ON}$	8	9	8	10	$V_{DD} = +4.5\text{ V}, V_{SS} = -4.5\text{ V}, V_{IN} = V_{SS}$ to $0\text{ V},$ $I_S = -10\text{ mA}$	$\Omega$ max
On Resistance Flatness, $R_{FLAT(ON)}$	17		17		$V_{DD} = +4.5\text{ V}, V_{SS} = -4.5\text{ V}, V_{IN} = V_{SS}$ to $1.4\text{ V},$ $I_S = -10\text{ mA}$	$\Omega$ typ
	20	23	20	25		$\Omega$ max
	34		34			$\Omega$ typ
	42	45	42	48		$\Omega$ max
LEAKAGE CURRENTS						
Channel Off Leakage, $I_{OFF}$	$\pm 0.001$		$\pm 0.001$		$V_{DD} = 5.5\text{ V}, V_{SS} = 5.5\text{ V}$ $V_X = +4.5\text{ V}/-2\text{ V}, V_Y = -2\text{ V}/+4.5\text{ V}$	$\mu\text{A}$ typ
Channel On Leakage, $I_{ON}$	$\pm 0.001$		$\pm 0.001$		$V_X = V_Y = -2\text{ V}$ or $+4.5\text{ V}$	$\mu\text{A}$ typ
DYNAMIC CHARACTERISTICS <sup>2</sup>						
$C_{OFF}$	6		6			pF typ
$C_{ON}$	9.5		9.5			pF typ
$t_{ON}$	170		170		$R_L = 300\ \Omega, C_L = 35\text{ pF}$	ns typ
	200	215	200	220		ns max
$t_{OFF}$	210		210		$R_L = 300\ \Omega, C_L = 35\text{ pF}$	ns typ
	250	255	250	260		ns max
THD + N	0.04		0.04		$R_L = 10\text{ k}\Omega, f = 20\text{ Hz}$ to $20\text{ kHz},$ $V_S = 1\text{ V p-p}$	% typ
PSRR			90		$f = 20\text{ kHz}$ ; without decoupling; see Figure 24	dB typ
−3 dB Bandwidth	300		300		Individual inputs to outputs	MHz typ
	18		18		8 inputs to 1 output	MHz typ
Off Isolation	−66		−64		$R_L = 75\ \Omega, C_L = 5\text{ pF}, f = 5\text{ MHz}$	dB typ
Channel-to-Channel Crosstalk					$R_L = 75\ \Omega, C_L = 5\text{ pF}, f = 5\text{ MHz}$	
	−62		−62		Adjacent channels	dB typ
	−79		−79		Nonadjacent channels	dB typ
Differential Gain	1.5		1.5		$R_L = 75\ \Omega, C_L = 5\text{ pF}, f = 5\text{ MHz}$	% typ
Differential Phase	1.8		1.8		$R_L = 75\ \Omega, C_L = 5\text{ pF}, f = 5\text{ MHz}$	° typ
Charge Injection	−3		−3		$V_S = 0\text{ V}, R_S = 0\ \Omega, C_L = 1\text{ nF}$	pC typ
LOGIC INPUTS ( $A_X$ , RESET) <sup>2</sup>						
Input High Voltage, $V_{INH}$		2.0		2.0		V min
Input Low Voltage, $V_{INL}$		0.8		0.8		V max
Input Leakage Current, $I_{IN}$	0.005		0.005			$\mu\text{A}$ typ
		$\pm 0.1$		$\pm 0.1$		$\mu\text{A}$ max
Input Capacitance, $C_{IN}$	7		7			pF typ
LOGIC INPUTS (SCL, SDA) <sup>2</sup>						
Input High Voltage, $V_{INH}$		$0.7 V_L$		$0.7 V_L$		V min
		$V_L + 0.3$		$V_L + 0.3$		V max

# ADG2128

Parameter	B Version		Y Version		Conditions	Units
	+25°C	−40°C to +85°C	+25°C	−40°C to +125°C		
Input Low Voltage, V <sub>INL</sub>		−0.3 0.3 V <sub>L</sub>		−0.3 0.3 V <sub>L</sub>	V <sub>IN</sub> = 0 V to V <sub>L</sub>	V min V max
Input Leakage Current, I <sub>IN</sub>	0.005	±0.1	0.005	±0.1		µA typ µA max
Input Hysteresis		0.05 V <sub>L</sub>		0.05 V <sub>L</sub>		V min
Input Capacitance, C <sub>IN</sub>	7		7			pF typ
LOGIC OUTPUT (SDA) <sup>2</sup>						
Output Low Voltage, V <sub>OL</sub>		0.4 0.6		0.4 0.6	I <sub>SINK</sub> = 3 mA I <sub>SINK</sub> = 6 mA	V max V max
Floating State Leakage Current		±0.1		±0.1		µA max
POWER REQUIREMENTS						
I <sub>DD</sub>	0.05		0.005		Digital inputs = 0 V or V <sub>L</sub>	µA typ µA max
I <sub>SS</sub>	0.05	1	0.005	1	Digital inputs = 0 V or V <sub>L</sub>	µA typ µA max
I <sub>L</sub>	0.3	2	0.3	2	Digital inputs = 0 V or V <sub>L</sub> Interface inactive	µA typ µA max
	0.1	0.1	0.1	0.1	Interface active: 400 kHz f <sub>SCL</sub>	mA typ mA max
	0.4	0.3	0.4	0.3	Interface active: 3.4 MHz f <sub>SCL</sub>	mA typ mA max

<sup>1</sup> Temperature range is as follows: B version: –40°C to +85°C; Y version: –40°C to +125°C.

<sup>2</sup> Guaranteed by design, not subject to production test.

**I<sup>2</sup>C TIMING SPECIFICATIONS**

$V_{DD} = 5\text{ V to }12\text{ V}$ ;  $V_{SS} = -5\text{ V to }0\text{ V}$ ;  $V_L = 5\text{ V}$ ;  $GND = 0\text{ V}$ ;  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted (see Figure 2).

**Table 3.**

Parameter <sup>1</sup>	Conditions	ADG2128 Limit at $T_{MIN}$ , $T_{MAX}$			Description
		Min	Max	Unit	
$f_{SCL}$	Standard mode		100	kHz	Serial clock frequency
	Fast mode		400	kHz	
	High speed mode				
	$C_B = 100\text{ pF}$ maximum		3.4	MHz	
	$C_B = 400\text{ pF}$ maximum		1.7	MHz	
$t_1$	Standard mode	4		$\mu\text{s}$	$t_{HIGH}$ , SCL high time
	Fast mode	0.6		$\mu\text{s}$	
	High speed mode				
	$C_B = 100\text{ pF}$ maximum	60		ns	
	$C_B = 400\text{ pF}$ maximum	120		ns	
$t_2$	Standard mode	4.7		$\mu\text{s}$	$t_{LOW}$ , SCL low time
	Fast mode	1.3		$\mu\text{s}$	
	High speed mode				
	$C_B = 100\text{ pF}$ maximum	160		ns	
	$C_B = 400\text{ pF}$ maximum	320		ns	
$t_3$	Standard mode	250		ns	$t_{SU,DAT}$ , data setup time
	Fast mode	100		ns	
	High speed mode	10		ns	
$t_4^2$	Standard mode	0	3.45	$\mu\text{s}$	$t_{HD,DAT}$ , data hold time
	Fast mode	0	0.9	$\mu\text{s}$	
	High speed mode				
	$C_B = 100\text{ pF}$ maximum	0	70	ns	
	$C_B = 400\text{ pF}$ maximum	0	150	ns	
$t_5$	Standard mode	4.7		$\mu\text{s}$	$t_{SU,STA}$ , setup time for a repeated start condition
	Fast mode	0.6		$\mu\text{s}$	
	High speed mode	160		ns	
$t_6$	Standard mode	4		$\mu\text{s}$	$t_{HD,STA}$ , hold time for a (repeated) start condition
	Fast mode	0.6		$\mu\text{s}$	
	High speed mode	160		ns	
$t_7$	Standard mode	4.7		$\mu\text{s}$	$t_{BUF}$ , bus free time between a stop and a start condition
	Fast mode	1.3		$\mu\text{s}$	
$t_8$	Standard mode	4		$\mu\text{s}$	$t_{SU,STO}$ , setup time for a stop condition
	Fast mode	0.6		$\mu\text{s}$	
	High speed mode	160		ns	
$t_9$	Standard mode		1000	ns	$t_{RDA}$ , rise time of SDA signal
	Fast mode	$20 + 0.1 C_B$	300	ns	
	High speed mode				
	$C_B = 100\text{ pF}$ maximum	10	80	ns	
	$C_B = 400\text{ pF}$ maximum	20	160	ns	
$t_{10}$	Standard mode		300	ns	$t_{FDA}$ , fall time of SDA signal
	Fast mode	$20 + 0.1 C_B$	300	ns	
	High speed mode				
	$C_B = 100\text{ pF}$ maximum	10	80	ns	
	$C_B = 400\text{ pF}$ maximum	20	160	ns	

# ADG2128

Parameter <sup>1</sup>	Conditions	ADG2128 Limit at T <sub>MIN</sub> , T <sub>MAX</sub>			Description
		Min	Max	Unit	
t <sub>11</sub>	Standard mode		1000	ns	t <sub>RCL</sub> , rise time of SCL signal
	Fast mode	20 + 0.1 C <sub>B</sub>	300	ns	
	High speed mode				
	C <sub>B</sub> = 100 pF maximum	10	40	ns	
	C <sub>B</sub> = 400 pF maximum	20	80	ns	
t <sub>11A</sub>	Standard mode		1000	ns	t <sub>RCL1</sub> , rise time of SCL signal after a repeated start condition and after an acknowledge bit
	Fast mode	20 + 0.1 C <sub>B</sub>	300	ns	
	High speed mode				
	C <sub>B</sub> = 100 pF maximum	10	80	ns	
	C <sub>B</sub> = 400 pF maximum	20	160	ns	
t <sub>12</sub>	Standard mode		300	ns	t <sub>FCL</sub> , fall time of SCL signal
	Fast mode	20 + 0.1 C <sub>B</sub>	300	ns	
	High speed mode				
	C <sub>B</sub> = 100 pF maximum	10	40	ns	
	C <sub>B</sub> = 400 pF maximum	20	80	ns	
t <sub>SP</sub>	Fast mode	0	50	ns	Pulse width of suppressed spike
	High speed mode	0	10	ns	

<sup>1</sup> Guaranteed by initial characterization. All values measured with input filtering enabled. C<sub>B</sub> refers to capacitive load on the bus line; t<sub>R</sub> and t<sub>F</sub> are measured between 0.3 V<sub>DD</sub> and 0.7 V<sub>DD</sub>.

<sup>2</sup> A device must provide a data hold time for SDA in order to bridge the undefined region of the SCL falling edge.

## TIMING DIAGRAM




Figure 2. Timing Diagram for 2-Wire Serial Interface

05454-002



## ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$ , unless otherwise noted.

**Table 4.**

Parameters	Ratings
$V_{DD}$ to $V_{SS}$	15 V
$V_{DD}$ to GND	–0.3 V to +15 V
$V_{SS}$ to GND	+0.3 V to –7 V
$V_L$ to GND	–0.3 V to +7 V
Analog Inputs	$V_{SS} - 0.3\text{ V}$ to $V_{DD} + 0.3\text{ V}$
Digital Inputs	–0.3 V to $V_L + 0.3\text{ V}$ or 30 mA, whichever occurs first
Continuous Current	
10 V on Input; Single Input Connected to Single Output	65 mA
1 V on Input; Single Input Connected to Single Output	90 mA
10 V on Input; Eight Inputs Connected to Eight Outputs	25 mA
Operating Temperature Range	
Industrial (B Version)	–40°C to +85°C
Automotive (Y Version)	–40°C to +125°C
Storage Temperature Range	–65°C to +150°C
Junction Temperature	150°C
32-Lead LFCSP_VQ	
$\theta_{JA}$ Thermal Impedance	108.2°C/W
Reflow Soldering (Pb Free)	300°C
Peak Temperature	260°C (+0/–5)
Time at Peak temperature	10 sec to 40 sec

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



# ADG2128

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS










Table 5. Pin Function Descriptions<sup>1</sup>

Pin No.	Mnemonic	Function
1	V <sub>SS</sub>	Negative Power Supply in a Dual-Supply Application. For single -supply applications, this pin should be tied to GND.
2, 23	NC	No Connect.
3 to 8, 17 to 22	X0 to X11	Can be inputs or outputs.
9 to 16	Y0 to Y7	Can be inputs or outputs.
24	V <sub>DD</sub>	Positive Power Supply Input.
25	V <sub>L</sub>	Logic Power Supply Input.
26	SDA	Digital I/O. Bidirectional open drain data line. External pull-up resistor required.
27	SCL	Digital Input, Serial Clock Line. Open drain input that is used in conjunction with SDA to clock data into the device. External pull-up resistor required.
28	A0	Logic Input. Address pin that sets the least significant bit of the 7-bit slave address.
29	A1	Logic Input. Address pin that sets the second least significant bit of the 7-bit slave address.
30	A2	Logic Input. Address pin that sets the third significant bit of the 7-bit slave address.
31	RESET	Active Low Logic Input. When this pin is low, all switches are open, and appropriate registers are cleared to 0.
32	GND	Ground Reference Point for All Circuitry on the ADG2128.

<sup>1</sup> It is recommended that the exposed paddle be tied to V<sub>SS</sub> to improve heat dissipation and crosstalk.

## TYPICAL PERFORMANCE CHARACTERISTICS






Figure 10.  $R_{ON}$  vs. Temperature,  $V_{DD} = 8\text{ V}$




Figure 13. On Leakage vs. Temperature, 12 V Single Supply




Figure 11. On Leakage vs. Temperature, Dual  $\pm 5\text{ V}$  Supplies




Figure 14. Off Leakage vs. Temperature, 12 V Single Supply




Figure 12. Off Leakage vs. Temperature, Dual  $\pm 5\text{ V}$  Supplies




Figure 15. Charge Injection vs. Supply Voltage




Figure 16. TON/TOFF Times vs. Temperature




Figure 17. Individual Inputs to Individual Outputs Bandwidth, Dual  $\pm 5$  V Supply




Figure 18. Individual Inputs to Individual Outputs Bandwidth, 12 V Single Supply




Figure 19. One Input to Eight Outputs Bandwidth, 5 V Dual Supply




Figure 20. Off Isolation vs. Frequency




Figure 21. Crosstalk vs. Frequency




Figure 22. Digital Current ( $I_L$ ) vs. Frequency




Figure 23. Digital Current ( $I_L$ ) vs.  $V_{LOGIC}$  for Varying Digital Supply Voltage




Figure 24. ACPSSR  $\pm 5V$  Dual Supply

## TEST CIRCUITS

The test circuits show measurements on one channel for clarity, but the circuit applies to any of the switches in the matrix.




Figure 25. On Resistance




Figure 26. Off Leakage




Figure 27. On Leakage




Figure 28. Switching Times,  $t_{ON}$ ,  $t_{OFF}$




Figure 29. Charge Injection




Figure 30. Off Isolation





Figure 31. Bandwidth



CHANNEL-TO-CHANNEL CROSSTALK = 20 log  $\frac{V_{OUT}}{V_S}$

Figure 32. Channel-to-Channel Crosstalk

05-46-4-038



## TERMINOLOGY

### On Resistance ( $R_{ON}$ )

The series on-channel resistance measured between the X input/output and the Y input/output.

### On Resistance Match ( $\Delta R_{ON}$ )

The channel-to-channel matching of on resistance when channels are operated under identical conditions.

### On Resistance Flatness ( $R_{FLAT(ON)}$ )

The variation of on resistance over the specified range produced by the specified analog input voltage change with a constant load current.

### Channel Off Leakage ( $I_{OFF}$ )

The sum of leakage currents into or out of an off channel input.

### Channel On Leakage ( $I_{ON}$ )

The current loss/gain through an on-channel resistance, creating a voltage offset across the device.

### Input Leakage Current ( $I_{IN}$ )

The current flowing into a digital input when a specified low level or high level voltage is applied to that input.

### Input Off Capacitance ( $C_{OFF}$ )

The capacitance between an analog input and ground when the switch channel is off.

### Input/Output On Capacitance ( $C_{ON}$ )

The capacitance between the inputs or outputs and ground when the switch channel is on.

### Digital Input Capacitance ( $C_{IN}$ )

The capacitance between a digital input and ground.

### Output ON Switching Time ( $t_{ON}$ )

The time required for the switch channel to close. The time is measured from 50% of the logic input change to the time the output reaches 10% of the final value.

### Output Off Switching Time ( $t_{OFF}$ )

The time required for the switch to open. This time is measured from 50% of the logic input change to the time the output reaches 90% of the switch off condition.

### Total Harmonic Distortion + Noise (THD + N)

The ratio of the harmonic amplitudes plus noise of a signal to the fundamental.

### -3 dB Bandwidth

The frequency at which the output is attenuated by 3 dB.

### Off Isolation

The measure of unwanted signal coupling through an off switch.

### Crosstalk

The measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

### Differential Gain

The measure of how much color saturation shift occurs when the luminance level changes. Both attenuation and amplification can occur; therefore, the largest amplitude change between any two levels is specified and is expressed in degrees of subcarrier phase.

### Differential Phase

The measure of how much hue shift occurs when the luminance level changes. It can be a negative or positive value and is expressed in degrees of subcarrier phase.

### Charge Injection

The measure of the glitch impulse transferred from the digital input to the analog output during on/off switching.

### Input High Voltage ( $V_{INH}$ )

The minimum input voltage for Logic 1.

### Input Low Voltage ( $V_{INL}$ )

The maximum input voltage for Logic 0.

### Output Low Voltage ( $V_{OL}$ )

The minimum input voltage for Logic 1.

### Input Low Voltage ( $V_{INL}$ )

The maximum output voltage for Logic 0.

### $I_{DD}$

Positive supply current.

### $I_{SS}$

Negative supply current.

## THEORY OF OPERATION

The ADG2128 is an analog cross point switch with an array size of  $8 \times 12$ . The 12 rows are referred to as the X input/output lines, while the eight columns are referred to as the Y input/output lines. The device is fully flexible in that it connects any X line or number of X lines with any Y line when turned on. Similarly, it connects any X line with any number of Y lines when turned on.

Control of the ADG2128 is carried out via an I<sup>2</sup>C interface. The device can be operated from single supplies of up to 13.2 V or from dual  $\pm 5$  V supplies. The ADG2128 has many attractive features, such as the ability to reset all the switches, the ability to update many switches at the same time, and the option of reading back the status of any switch. All of these features are described in more detail here in the Theory of Operation section.

### RESET/POWER-ON RESET

The ADG2128 offers the ability to reset all of the 96 switches to the off state. This is done through the RESET pin. When the RESET pin is low, all switches are open (off), and appropriate registers are cleared. Note that the ADG2128 also has a power-on reset block. This ensures that all switches are in the off condition on power-up of the device. In addition, all internal registers are filled with 0s and remain so until a valid write to the ADG2128 takes place.

### LOAD SWITCH (LDSW)

LDSW is an active high command that allows a number of switches to be simultaneously updated. This is useful in applications where it is important to have synchronous transmission of signals. There are two LDSW modes: the transparent mode and the latched mode.

#### *Transparent Mode*

In this mode, the switch position changes after the new word is written in. LDSW is set to 1.

#### *Latched Mode*

In this mode the switch positions are not updated at the same time that the input registers are written to. This is achieved by setting LDSW to 0 for each word (apart from the last word) written to the device. Then, setting LDSW to 1 for the last word allows all of the switches in that sequence to be updated simultaneously.

### READBACK

Readback of the switch array conditions is also offered when in standard mode and fast mode. Readback enables the user to check the status of the switches of the ADG2128. This is very useful when debugging a system.

## SERIAL INTERFACE

The ADG2128 is controlled via an I<sup>2</sup>C-compatible serial bus. The parts are connected to this bus as a slave device (no clock is generated by the switch).

### SERIAL BUS ADDRESS

The ADG2128 has a 7-bit slave address. The four MSBs are hard coded to 1110, and the three LSBs are determined by the state of Pin A0, Pin A1, and Pin A2. By offering the facility to hardware configure Pin A0, Pin A1, and Pin A2, up to eight of these devices can be connected to a single serial bus.

The 2-wire serial bus protocol operates as follows:

1. The master initiates data transfer by establishing a start condition, defined as when a high-to-low transition on the SDA line occurs while SCL is high. This indicates that an address/data stream follows. All slave peripherals connected to the serial bus respond to the start condition and shift in the next eight bits, consisting of a 7-bit address (MSB first) plus an R/W bit that determines the direction of the data transfer, that is, whether data is written to or read from the slave device.
2. The peripheral whose address corresponds to the transmitted address responds by pulling the SDA line low during the ninth clock pulse, known as the acknowledge bit. At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to or read from its serial register. If the R/W bit is 1 (high), the master reads from the slave device. If the R/W bit is 0 (low), the master writes to the slave device.
3. Data is transmitted over the serial bus in sequences of nine clock pulses: eight data bits followed by an acknowledge bit from the receiver of the data. Transitions on the SDA line must occur during the low period of the clock signal, SCL, and remain stable during the high period of SCL, because a low-to-high transition when the clock is high can be interpreted as a stop signal.
4. When all data bits have been read or written, a stop condition is established by the master. A stop condition is defined as a low-to-high transition on the SDA line while SCL is high. In write mode, the master pulls the SDA line high during the 10th clock pulse to establish a stop condition. In read mode, the master issues a no acknowledge for the ninth clock pulse (that is, the SDA line remains high). The master then brings the SDA line low before the 10th clock pulse and then high during the 10th clock pulse to establish a stop condition.

Refer to Figure 33 and Figure 34 for a graphical explanation of the serial data transfer protocol.

## WRITING TO THE ADG2128

### INPUT SHIFT REGISTER

The input shift register is 24 bits wide. A 3-byte write is necessary when writing to this register and is done under the control of the serial clock input, SCL. The contents of the three bytes of the input shift register are shown in Figure 33 and described in Table 6.




Figure 33. Data-Words

Table 6. Input Shift Register Bit Function Descriptions

Bit	Mnemonic	Comment
DB23 to DB17	1110xxx	The MSBs of the ADG2128 are set to 1110. The LSBs of the address byte are set by the state of the three address pins, Pin A0, Pin A1, and Pin A2.
DB16	R/W	Controls whether the ADG2128 slave device is read from or written to. If $R/\overline{W} = 1$ , the ADG2128 is being read from. If $R/\overline{W} = 0$ , the ADG2128 is being written to.
D15	Data	Controls whether the switch is to be open (off) or closed (on). If Data = 0, the switch is open/off. If Data = 1, the switch is closed/on.
DB14 to DB11	AX3 to AX0	Controls I/Os X0 to X11. See Table 7 for the decode truth table.
DB10 to DB8	AY2 to AY0	Controls I/Os Y0 to Y7. See Table 7 for the decode truth table.
DB7 to DB1	X	Don't care.
DB0	LDSW	This bit is useful when a number of switches need to be simultaneously updated. If LDSW = 1, the switch position changes after the new word is read. If LDSW = 0, the input data is latched, but the switch position is not changed.

As can be seen from Table 6, Bit DB11 to Bit DB14 control the X input/output lines, while Bit DB8 to Bit DB10 control the Y input/output lines. Table 7 shows the truth table for these bits. Note the full coding sequence is written out for Channel Y0, and Channel Y1 to Channel Y7 follow a similar pattern. Note also that the  $\overline{\text{RESET}}$  pin must be high when writing to the device.

Table 7. Address Decode Truth Table

DB15 DATA	DB14 AX3	DB13 AX2	DB12 AX1	DB11 AX0	DB10 AY2	DB9 AY1	DB8 AY0	Switch Configuration
1	0	0	0	0	0	0	0	X0 to Y0 (on)
0	0	0	0	0	0	0	0	X0 to Y0 (off)
1	0	0	0	1	0	0	0	X1 to Y0 (on)
0	0	0	0	1	0	0	0	X1 to Y0 (off)
1	0	0	1	0	0	0	0	X2 to Y0 (on)
0	0	0	1	0	0	0	0	X2 to Y0 (off)
1	0	0	1	1	0	0	0	X3 to Y0 (on)
0	0	0	1	1	0	0	0	X3 to Y0 (off)
1	0	1	0	0	0	0	0	X4 to Y0 (on)
0	0	1	0	0	0	0	0	X4 to Y0 (off)
1	0	1	0	1	0	0	0	X5 to Y0 (on)
0	0	1	0	1	0	0	0	X5 to Y0 (off)
X	0	1	1	0	0	0	0	Reserved
X	0	1	1	1	0	0	0	Reserved
1	1	0	0	0	0	0	0	X6 to Y0 (on)
0	1	0	0	0	0	0	0	X6 to Y0 (off)
1	1	0	0	1	0	0	0	X7 to Y0 (on)
0	1	0	0	1	0	0	0	X7 to Y0 (off)
1	1	0	1	0	0	0	0	X8 to Y0 (on)
0	1	0	1	0	0	0	0	X8 to Y0 (off)

DB15 DATA	DB14 AX3	DB13 AX2	DB12 AX1	DB11 AX0	DB10 AY2	DB9 AY1	DB8 AY0	Switch Configuration
1	1	0	1	1	0	0	0	X9 to Y0 (on)
0	1	0	1	1	0	0	0	X9 to Y0 (off)
1	1	1	0	0	0	0	0	X10 to Y0 (on)
0	1	1	0	0	0	0	0	X10 to Y0 (off)
1	1	1	0	1	0	0	0	X11 to Y0 (on)
0	1	1	0	1	0	0	0	X11 to Y0 (off)
X	1	1	1	0	0	0	0	Reserved
X	1	1	1	1	0	0	0	Reserved
1	0	0	0	0	0	0	1	X0 to Y1 (on)
0	0	0	0	0	0	0	1	X0 to Y1 (off)
..	..	..	..	..	..	..	..	
1	1	1	0	1	0	0	1	X11 to Y1 (on)
1	0	0	0	0	0	1	0	X0 to Y2 (on)
0	0	0	0	0	0	1	0	X0 to Y2 (off)
..	..	..	..	..	..	..	..	
1	1	1	0	1	0	1	0	X11 to Y2 (on)
1	0	0	0	0	0	1	1	X0 to Y3 (on)
0	0	0	0	0	0	1	1	X0 to Y3 (off)
..	..	..	..	..	..	..	..	
1	1	1	0	1	0	1	1	X11 to Y3 (on)
1	0	0	0	0	1	0	0	X0 to Y4 (on)
0	0	0	0	0	1	0	0	X0 to Y4 (off)
..	..	..	..	..	..	..	..	
1	1	1	0	1	1	0	0	X11 to Y4 (on)
1	0	0	0	0	1	0	1	X0 to Y5 (on)
0	0	0	0	0	1	0	1	X0 to Y5 (off)
..	..	..	..	..	..	..	..	
1	1	1	0	1	1	0	1	X11 to Y5 (on)
1	0	0	0	0	1	1	0	X0 to Y6 (on)
0	0	0	0	0	1	1	0	X0 to Y6 (off)
..	..	..	..	..	..	..	..	
1	1	1	0	1	1	1	0	X11 to Y6 (on)
1	0	0	0	0	1	1	1	X0 to Y7 (on)
0	0	0	0	0	1	1	1	X0 to Y7 (off)
..	..	..	..	..	..	..	..	
1	1	1	0	1	1	1	1	X11 to Y7 (on)

# ADG2128

## WRITE OPERATION

When writing to the ADG2128, the user must begin with an address byte and  $\overline{R/\overline{W}}$  bit, after which the switch acknowledges that it is prepared to receive data by pulling SDA low. This address byte is followed by the two 8-bit words. The write operations for the switch array are shown in Figure 34. Note that it is only the condition of the switch corresponding to the bits in the data bytes that changes state. All other switches retain their previous condition.

## READ OPERATION

Readback on the ADG2128 has been designed to work as a tool for debug and can be used to output the status of any of the 96 switches of the device. The readback function is a 2-step sequence that works as follows:

1. Select the relevant X line that you wish to read back from. Note that there are eight switches connecting that X line to the eight Y lines. The next step involves writing to the ADG2128 to tell the part that you would like to know the status of those eight switches.
  - a. Enter the I<sup>2</sup>C address of the ADG2128, and set the  $\overline{R/\overline{W}}$  bit to 0 to indicate that you are writing to the device.

- b. Enter the readback address for the X line of interest, the addresses of which are shown in Table 8. Note that the ADG2128 is expecting a 2-byte write; therefore, be sure to enter another byte of don't cares. (see Figure 35).
  - c. The ADG2128 then places the status of those eight switches in a register that can be read back.
2. The second step involves reading back from the register that holds the status of the eight switches associated with your X line of choice.
  - a. As before, enter the I<sup>2</sup>C address of the ADG2128. This time, set the  $\overline{R/\overline{W}}$  bit to 1 to indicate that you would like to read back from the device.
  - b. As with a write to the device, the ADG2128 outputs a 2-byte sequence during readback. Therefore, the first eight bits of data out that are read back are all 0s. The next eight bits of data that come back are the status of the eight Y lines attached to that particular X line. If the bit is a 1, then the switch is closed (on); similarly, if it is a 0, the switch is open (off).

The entire read sequence is shown in Figure 35.




Figure 34. Write Operation

Table 8. Readback Addresses for Each X Line

X Line	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
X0	0	0	1	1	0	1	0	0
X1	0	0	1	1	1	1	0	0
X2	0	1	1	1	0	1	0	0
X3	0	1	1	1	1	1	0	0
X4	0	0	1	1	0	1	0	1
X5	0	0	1	1	1	1	0	1
X6	0	1	1	1	0	1	0	1
X7	0	1	1	1	1	1	0	1
X8	0	0	1	1	0	1	1	0
X9	0	0	1	1	1	1	1	0
X10	0	1	1	1	0	1	1	0
X11	0	1	1	1	1	1	1	0




Figure 35. Read Operation

054624-008

## EVALUATION BOARD

The ADG2128 evaluation board allows designers to evaluate the high performance ADG2128 8 x 12 switch array with a minimum of effort.

The evaluation kit includes a populated, tested ADG2128 printed circuit board. The evaluation board interfaces to the USB port of a PC or can be used as a standalone evaluation board. Software is available with the evaluation board that allows the user to easily program the ADG2128 through the USB port. Schematics of the evaluation board are shown in Figure 36 and Figure 37. The software runs on any PC that has Microsoft® Windows® 2000 or Windows XP installed.

## USING THE ADG2128 EVALUATION BOARD

The ADG2128 evaluation kit is a test system designed to simplify the evaluation of the ADG2128. Each input/output of the part comes with a socket specifically chosen for easy audio/video evaluation. An application note is also available with the evaluation board and gives full information on operating the evaluation board.

## POWER SUPPLY

The ADG2128 evaluation board can be operated with both single and dual supplies.  $V_{DD}$  and  $V_{SS}$  are supplied externally by the user. The  $V_L$  supply can be applied externally, or the USB port can be used to power the digital circuitry.





Rev. 0 | Page 25 of 28





Figure 37. EVAL-ADG2128EB Schematic, Chip Section

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-VHHD-2  
 Figure 38. 32-Lead Lead Frame Chip Scale Package [LFCSP\_VQ]  
 5 mm x 5 mm Body, Very Thin Quad  
 (CP-32-3)  
 Dimensions shown in millimeters

## ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADG2128BCPZ <sup>1</sup>	–40°C to +85°C	32-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-32-3
ADG2128BCPZ-REEL <sup>1</sup>	–40°C to +85°C	32-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-32-3
ADG2128BCPZ-REEL7 <sup>1</sup>	–40°C to +85°C	32-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-32-3
ADG2128YCPZ-REEL <sup>1</sup>	–40°C to +125°C	32-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-32-3
ADG2128YCPZ-REEL7 <sup>1</sup>	–40°C to +125°C	32-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-32-3
EVAL-ADG2128EB		Evaluation Board	

<sup>1</sup> Z = Pb-free part.

**ADG2128**

## **NOTES**