

MAX32655

Click here to ask an associate for production status of specific part numbers.

## Low-Power, Arm Cortex-M4 Processor with FPU-Based Microcontroller and Bluetooth 5.2

#### **General Description**

The MAX32655 microcontroller (MCU) is an advanced system-on-chip (SoC) featuring an Arm<sup>®</sup> Cortex<sup>®</sup>-M4F CPU for efficient computation of complex functions and algorithms that is qualified to operate at a temperature range of -40°C to +105°C. The SoC integrates power regulation and management with a single inductor multiple-output (SIMO) buck regulator system. The latest generation Bluetooth® 5.2 Low Energy (LE) radio is on board, supporting long-range (coded) and high-throughput modes and medical body area network (MBAN).

The device offers large onboard memory with 512KB flash and 128KB SRAM, with optional error correction coding (ECC) on one 32KB SRAM bank. This 32KB bank can be optionally retained in BACKUP mode. An 8KB user OTP area is available.

The MAX32655 supports multiple high-speed peripherals, such as I<sup>2</sup>C, 50MHz SPI, and UART, plus one I<sup>2</sup>S port for connecting to an audio codec. An eight-input, 10-bit ADC is available to monitor analog input from external analog sources. In addition, a low-power UART (LPUART) is available for operation in the lowest power sleep modes to facilitate wake-up activity without any data loss. A total of six timers with I/O capability are provided, including two low-power timers to enable pulse counting, capture/compare, and pulse-width modulation (PWM) generation, even in the lowest power sleep modes.

The MAX32655 is available in two different packages:

- 81 CTBGA (8mm x 8mm, 0.8mm pitch)
- 51 WLP (3.09mm x 3.09mm, 0.35mm pitch)

#### **Applications**

- Asset Tracking
- Fitness/Health and Medical Wearables
- Hearables
- Industrial Sensors
- Wireless Computer Peripherals and I/O Devices

#### **Benefits and Features**

- Ultra-Low-Power Wireless Microcontroller
  - · Internal 100MHz Oscillator
  - Flexible Low-Power Modes with 7.3728MHz System Clock Option
  - · 512KB Flash and 128KB SRAM
    - Optional ECC on One 32KB SRAM Bank
  - 16KB Instruction Cache
- Bluetooth 5.2 LE Radio
  - Dedicated, Ultra-Low-Power, 32-Bit RISC-V Coprocessor to Offload Timing-Critical Bluetooth Processing
  - Fully Open-Source Bluetooth 5.2 Stack Available
  - Supports Medical Body Area Network (MBAN)
  - High-Throughput (2Mbps) Mode
  - Long-Range (125kbps and 500kbps) Modes
  - Rx Sensitivity: -97dBm; Tx Power: +5.5dBm
  - Single-Ended Antenna Connection (50Ω)
- Power Management Maximizes Battery Life
  - 2.0V to 3.6V Supply Voltage Range
  - Integrated SIMO Power Regulator
     Add In Active Courset at 2.0
  - 12.9µA/MHz Active Current at 3.0V
  - 1.53µA at 3.0V Retention Current for 32KB
  - Selectable SRAM Retention + RTC in Low-Power Modes
- Multiple Peripherals for System Control
  - Up to Two High-Speed SPI Controller/Target
  - Up to Three I<sup>2</sup>C Controller/Target
  - Up to Four UARTs
  - Up to One I<sup>2</sup>S Controller/Target
  - Up to 8-Input, 10-Bit Sigma-Delta ADC 7.8ksps
  - Up to Four Micro-Power Comparators
  - Timers: Four 32-Bit, Two Low Power, One Watchdog, One Low-Power Watchdog
  - 1-Wire® Controller
  - · Up to Four Pulse Train (PWM) Engines
  - · RTC with Wake-Up Timer
  - · Up to 52 GPIOs
- Security and Integrity
  - Optional Secure Boot
  - TRNG Seed Generator
  - AES 128/192/256 Hardware Acceleration Engine

1-Wire is a registered trademark of Maxim Integrated Products, Inc.


Arm, Cordio, and Cortex are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

Bluetooth is a trademark of Bluetooth SIG, Inc.

Ordering Information appears at end of data sheet.

19-100883; Rev 4; 1/24

#### **Simplified Block Diagram**



### **TABLE OF CONTENTS**

General Description	
Applications	
Benefits and Features	
Simplified Block Diagram	
Absolute Maximum Ratings	
Package Information	
81 CTBGA	
51 WLP	
Electrical Characteristics	
Electrical Characteristics—SPI	21
Electrical Characteristics—I <sup>2</sup> C	
Electrical Characteristics—I <sup>2</sup> S	24
Electrical Characteristics—1-Wire Controller	24
Pin Configuration	29
81 CTBGA	29
Pin Descriptions – 81 CTBGA	
Pin Configuration	
51 WLP	
Pin Descriptions – 51 WLP	
Detailed Description	40
Arm Cortex-M4 (CM4) with FPU Processor and RISC-V (RV32) Processor	40
Memory	40
Internal Flash Memory	40
Internal SRAM	40
Bluetooth 5.2	40
Bluetooth 5.2 Low Energy Radio	40
Bluetooth 5.2 Software Stack	41
Comparators	41
Clocking Scheme	
General-Purpose I/O (GPIO) and Special Function Pins	44
Analog-to-Digital Converter (ADC)	45
Single-Inductor Multiple-Output (SIMO) Switch-Mode Power Supply (SMPS)	45
Power Management	46
Power Management Unit (PMU)	46
ACTIVE Mode	46
SLEEP Mode	
LOW POWER Mode (LPM)	
MICRO POWER Mode (UPM)	
STANDBY Mode	47

### TABLE OF CONTENTS (CONTINUED)

BACKUP Mode	47
POWER DOWN Mode (PDM)	48
Wake-up Sources	48
Real-Time Clock (RTC)	48
Programmable Timers	49
32-Bit Timer/Counter/PWM (TMR, LPTMR)	49
Watchdog Timer (WDT)	49
Pulse Train Engine (PT)	50
Serial Peripherals	50
I <sup>2</sup> C Interface (I2C)	50
I <sup>2</sup> S Interface (I2S)	51
Serial Peripheral Interface (SPI)	51
UART (UART, LPUART)	52
1-Wire Controller (OWM)	53
Standard DMA Controller	53
Security	53
AES	53
True Random Number Generator (TRNG)	53
CRC Module	54
Secure Communications Protocol Bootloader (SCPBL)	54
Secure Boot	54
Debug and Development Interface (SWD, JTAG)	54
Applications Information	55
Bypass Capacitors	55
RTC Crystal Guidelines	55
Device PCB Power Connectivity	55
V <sub>REGI</sub> Design Considerations	55
Transmitted Spurious Emissions	56
Typical Fixed Current Consumption Temperature Variance	56
ACTIVE Mode	56
SLEEP Mode	56
STANDBY Mode	56
BACKUP Mode	56
Ordering Information	57
Revision History	58

### MAX32655

## Low-Power, Arm Cortex-M4 Processor with FPU-Based Microcontroller and Bluetooth 5.2

#### **LIST OF FIGURES**

Figure 1. Example 81 CTBGA Top Marking	
Figure 2. Example 51 WLP Top Marking	. 9
Figure 3. SPI Controller Mode Timing Diagram	26
Figure 4. SPI Target Mode Timing Diagram	26
Figure 5. I <sup>2</sup> C Timing Diagram	27
Figure 6. I <sup>2</sup> S Target Timing Diagram	27
Figure 7. 1-Wire Controller Data Timing Diagram	28
Figure 8. 81 CTBGA Clocking Scheme Diagram	43
Figure 9. 51 WLP Clocking Scheme Diagram	44

### LIST OF TABLES

Table 1. MAX32655 Comparator Instances	42
Table 2. MAX32655 ADC External Inputs	45
Table 3. BACKUP Mode SRAM Retention	48
Table 4. MAX32655 Wake-up Sources	48
Table 5. MAX32655 Timer Instances	49
Table 6. MAX32655 Watchdog Timer Instances	50
Table 7. MAX32655 Pulse Train Instances	50
Table 8. MAX32655 I <sup>2</sup> C Instances	51
Table 9. MAX32655 SPI Instances	52
Table 10. MAX32655 UART Instances	52
Table 11. Common CRC Polynomials	54
Table 12. Device PCB Power Connectivity	55
Table 13. MAX32655 V <sub>REGI</sub> Capacitor Placement Priority	56
Table 14. Fixed V <sub>REGI</sub> Current Consumption ACTIVE Mode	56
Table 15. Fixed V <sub>REGI</sub> Current Consumption SLEEP Mode	56
Table 16. Fixed V <sub>REGI</sub> Current Consumption STANDBY Mode	56
Table 17. Fixed V <sub>REGI</sub> Current Consumption BACKUP Mode	56

### **Absolute Maximum Ratings**

V <sub>COREA</sub> , V <sub>COREB</sub> 0.3V to +1.21V	V <sub>SSA</sub> 100mA
V <sub>DDIO</sub> 0.3V to +1.89V	V <sub>SS</sub> , V <sub>SS_TX</sub> , V <sub>SS_RX</sub> 100mA
V <sub>DDIOH</sub> 0.3V to +3.6V	V <sub>SSPWR</sub> 100mA
V <sub>REGI</sub> 0.3V to +3.6V	Continuous Package Power Dissipation CTBGA (multilayer
V <sub>DDA</sub> 0.3V to +1.89V	board) $T_A = +70^{\circ}C$ (derate 24.10mW/°C above
BLE_LDO_IN0.3V to +1.5V	+70°C)1928.18mW
RSTN, GPIO (V <sub>DDIOH</sub> ) ( <i>Note 1</i> )0.3V to V <sub>DDIOH</sub> + 0.5V	Continuous Package Power Dissipation 51 WLP (multilayer
GPIO (V <sub>DDIO</sub> ) ( <u>Note 2</u> )0.3V to V <sub>DDIO</sub> + 0.5V	board) $T_A = +70^{\circ}C$ (derate 20.75mW/°C above
32KIN, 32KOUT ( <u>Note 2</u> )0.3V to V <sub>DDA</sub> + 0.2V	+70°C)1660.1mW
Output Current (sink) by Any GPIO Pin25mA	Operating Temperature Range40°C to +105°C
Output Current (source) by Any GPIO Pin25mA	Storage Temperature Range65°C to +125°C
V <sub>DDIO</sub> Combined Pins (sink) ( <u>Note 3</u> )50mA	Soldering Temperature+260°C
V <sub>DDIOH</sub> Combined Pins (sink)100mA	

- Note 1: These device pins cannot exceed 3.63V. All voltages with respect to VSS, unless otherwise noted.
- Note 2: These device pins cannot exceed 1.89V. All voltages with respect to V<sub>SS</sub>, unless otherwise noted.
- Note 3: This maximum current is limited by the V<sub>REGO\_A</sub> regulator output. See <u>Device PCB Power Connectivity</u>.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Package Information**

#### 81 CTBGA

Package Code	X8188+4C		
Outline Number	<u>21-0735</u>		
Land Pattern Number	90-0460		
Thermal Resistance, Four-Layer Board:			
Junction to Ambient (θ <sub>JA</sub> )	41.49°C/W		
Junction to Case (θ <sub>JC</sub> )	10.81°C/W		




Figure 1. Example 81 CTBGA Top Marking

For the latest package outline information and land patterns (footprints), go to the <u>Package Index</u> on the Analog Devices website. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://doi.org/10.1001/jeackages">Thermal Characterization of IC Packages</a>.

#### **51 WLP**

Package Code	W513A3+1		
Outline Number	<u>21-100711</u>		
Land Pattern Number	Refer to Application Note 1891		
Thermal Resistance, Four-Layer Board:			
Junction to Ambient (θ <sub>JA</sub> )	20.75°C/W		
Junction to Case $(\theta_{JC})$	N/A		




Figure 2. Example 51 WLP Top Marking

For the latest package outline information and land patterns (footprints), go to the <u>Package Index</u> on the Analog Devices website. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://example.com/Thermal Characterization of IC Packages">Thermal Characterization of IC Packages</a>.

#### **Electrical Characteristics**

(All specifications and characteristics apply across the entire operating conditions range unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLIES						
Core Input Supply Voltage A	V <sub>COREA</sub>		0.99	1.1	1.21	\ \
Core Input Supply Voltage B	V <sub>COREB</sub>		0.81	1.1	1.21	V
Input Supply Voltage, Battery	V <sub>REGI</sub>	If power to the device is cycled, V <sub>REGI</sub> must exceed V <sub>REGI</sub> POR(MIN) within 20ms after V <sub>DDA</sub> > 1.24V. After that, V <sub>REGI</sub> can settle to its final value.	2.0	3.0	3.6	V
	V <sub>REGI_POR</sub>		2.45			
Input Supply Voltage, Analog	V <sub>DDA</sub>		1.71	1.8	1.89	\ \
Input Supply Voltage, GPIO	V <sub>DDIO</sub>		1.71	1.8	1.89	V
Input Supply Voltage, GPIO (High)	V <sub>DDIOH</sub>		2.0	3.0	3.6	V

### **Electrical Characteristics (continued)**

(All specifications and characteristics apply across the entire operating conditions range unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		Monitors V <sub>COREA</sub>		0.84		
		Monitors V <sub>COREB</sub>	0.69	0.73		
		Monitors V <sub>DDA</sub>	1.58	1.64	1.69	
Power-Fail Reset Voltage VRST	V <sub>RST</sub>	Monitors V <sub>DDIO</sub>	1.58	1.64	1.69	V
		Monitors V <sub>DDIOH</sub>	1.58	1.64	1.69	\ \ \
		Monitors V <sub>REGI</sub>	1.91	1.98	2.08	
		Monitors V <sub>RXOUT</sub>		0.773		
		Monitors V <sub>TXOUT</sub>		0.773		
Power-on Reset Voltage	V	Monitors V <sub>COREA</sub>		0.57		
	V <sub>POR</sub>	Monitors V <sub>DDA</sub>		1.25		V

### **Electrical Characteristics (continued)**

(All specifications and characteristics apply across the entire operating conditions range unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN TYP	MAX	UNITS
V <sub>REGI</sub> Current, ACTIVE Mode		Dynamic, IPO enabled, ISO disabled, f <sub>SYS</sub> CLK(MAX) = 100MHz, total current into $\nabla_{REGI}$ pin, $V_{REGI}$ = 3.0V, $V_{COREA}$ = 1.0V, $V_{COREB}$ = 0.81V, CM4 in ACTIVE mode executing Coremark®, RV32 in SLEEP mode, ECC disabled; inputs tied to $V_{SS}$ , $V_{DDIO}$ , or $V_{DDIOH}$ ; outputs source/sink 0mA	18.9		
		Dynamic, IPO enabled, ISO disabled, f <sub>SYS</sub> CLK(MAX) = 100MHz, total current into $\nabla_{REGI}$ pin, $V_{REGI}$ = 3.0V, $V_{COREA}$ = 1.0V, $V_{COREB}$ = 0.81V, CM4 and RV32 in ACTIVE mode executing While(1), ECC disabled; inputs tied to $V_{SS}$ , $V_{DDIO}$ , or $V_{DDIOH}$ ; outputs source/sink 0mA. This specification is a function of the IPO frequency.	19.0		μΑ/MHz
		Dynamic, IPO enabled, ISO disabled, $f_{SYS}$ $CLK(MAX) = 100MHz$ , total current into $\nabla_{REGI}$ pin, $V_{REGI} = 3.0V$ , $V_{COREA} = 1.0V$ , $V_{COREB} = 0.81V$ , $CM4$ in ACTIVE mode executing While(1), RV32 in SLEEP mode, ECC disabled; inputs tied to $V_{SS}$ , $V_{DDIO}$ , or $V_{DDIOH}$ ; outputs source/sink $0$ mA	12.9		
		$\label{eq:Dynamic, total current into $V_{REGI}$ pin, $V_{REGI}$ = 3.0V, $V_{COREA}$ = 1.0V, $V_{COREB}$ = 0.81V, $CM4$ in $SLEEP$ mode, $RV32$ in ACTIVE mode running from ISO, ECC disabled; inputs tied to $V_{SS}$, $V_{DDIO}$, or $V_{DDIOH}$; outputs source/sink 0mA$$	18.3		
		Fixed, IPO enabled, ISO disabled, total current into $V_{REGI}$ , $V_{REGI}$ = 3.0V, $V_{COREA}$ = 1.0V, $V_{COREB}$ = 0.81V, CM4 in ACTIVE mode 0MHz, RV32 in ACTIVE mode 0MHz; inputs tied to $V_{SS}$ , $V_{DDIO}$ , or $V_{DDIOH}$ ; outputs source/sink 0mA. See <u>Temperature Variance</u> .	582.1		
		Fixed, IPO disabled, ISO enabled, total current into $V_{REGI}$ , $V_{REGI}$ = 3.0V, $V_{COREA}$ = 1.0V, $V_{COREB}$ = 0.81V, CM4 in ACTIVE mode 0MHz, RV32 in ACTIVE mode 0MHz; inputs tied to $V_{SS}$ , $V_{DDIO}$ , or $V_{DDIOH}$ ; outputs source/sink 0mA. See $T_{emperature\ Variance}$ .	446		– μA

### **Electrical Characteristics (continued)**

(All specifications and characteristics apply across the entire operating conditions range unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
V <sub>REGI</sub> Current, SLEEP Mode	I <sub>REGI_DSLP</sub>	Dynamic, IPO enabled, ISO disabled, $f_{SYS\_CLK(MAX)} = 100MHz$ , ISO enabled, total current into $V_{REGI}$ pins, $V_{REGI} = 3.0V$ , $V_{COREA} = 1.0V$ , $V_{COREB} = 0.81V$ , CM4 in SLEEP mode, RV32 in SLEEP mode, ECC disabled, standard DMA with two channels active; inputs tied to $V_{SS}$ , $V_{DDIO}$ , or $V_{DDIOH}$ ; outputs source/sink 0mA		8.76		μΑ/MHz
	I <sub>REGI_FSLP</sub>	Fixed, IPO enabled, ISO disabled, total current into V <sub>REGI</sub> pins, V <sub>REGI</sub> = 3.0V, V <sub>COREA</sub> = 1.0V, V <sub>COREB</sub> = 0.81V, CM4 in SLEEP mode, RV32 in SLEEP mode, ECC disabled; inputs tied to V <sub>SS</sub> , V <sub>DDIO</sub> , or V <sub>DDIOH</sub> ; outputs source/sink 0mA. See <i>Temperature Variance</i> .		582.1		μА
V <sub>REGI</sub> Current, LOW POWER Mode	IREGI_DLP	Dynamic, IPO disabled, ISO enabled, total current into $V_{REGI}$ pins, $V_{REGI}$ = 3.0V, $V_{COREA}$ = 1.0V, $V_{COREB}$ = 0.81V, CM4 powered off, RV32 in ACTIVE mode running While(1), $f_{SYS}$ CLK(MAX) = 60MHz; inputs tied to $V_{SS}$ , $V_{DDIO}$ , or $V_{DDIOH}$ ; outputs source/sink 0mA		18.30		μΑ/MHz
	IREGI_FLP Fixed, IPO disabled current into V <sub>REGI</sub> V <sub>COREA</sub> = 1.0V, V powered off, RV32 0MHz; inputs tied t	Fixed, IPO disabled, ISO enabled, total current into V <sub>REGI</sub> pins, V <sub>REGI</sub> = 3.0V, V <sub>COREA</sub> = 1.0V, V <sub>COREB</sub> = 0.81V, CM4 powered off, RV32 in ACTIVE mode 0MHz; inputs tied to V <sub>SS</sub> , V <sub>DDIOH</sub> ; outputs source/sink 0mA		446		μА
V <sub>REGI</sub> Current, MICRO POWER Mode	<sup>I</sup> REGI_DMP	Dynamic, ERTCO enabled, IBRO enabled, total current into V <sub>REGI</sub> pins, V <sub>REGI</sub> = 3.0V, V <sub>COREA</sub> = 1.0V, V <sub>COREB</sub> = 0.81V, LPUART active, f <sub>LPUART</sub> = 32.768kHz; inputs tied to V <sub>SS</sub> , V <sub>DDIO</sub> , or V <sub>DDIOH</sub> ; outputs source/sink 0mA		230		μА
V <sub>REGI</sub> Current, STANDBY Mode	I <sub>REGI_STBY</sub>	Fixed, total current into $V_{REGI}$ pins, $V_{REGI} = 3.0V$ , $V_{COREA} = 1.0V$ , $V_{COREB} = 0.81V$ ; inputs tied to $V_{SS}$ , $V_{DDIO}$ , or $V_{DDIOH}$ ; outputs source/sink 0mA. See <u>Temperature Variance</u> .		2.1		μА

### **Electrical Characteristics (continued)**

(All specifications and characteristics apply across the entire operating conditions range unless otherwise noted.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
V <sub>REGI</sub> Current, BACKUP Mode		Total current into VREGI pins, VREGI = 3.0V, VCOREA = 1.0V, VCOREB = 0.81V, RTC disabled; inputs tied to VSS, VDDIO, or VDDIOH; outputs source/sink 0mA. See <u>Temperature Variance</u> .	All SRAM retained, 25°C		1.6		
	I <sub>REGI_BK</sub>	Total current into VREGI pins, VREGI = 3.0V, VCOREA = 1.0V, VCOREB = 0.81V, RTC disabled; inputs tied to VSS, VDDIO, or VDDIOH, outputs source/sink 0mA. See <u>Temperature Variance</u> .	No SRAM retention, 25°C		0.98		μА
	Total current into VREGI pins, VREGI = 3.0V, VCOREA = 1.0V, VCOREB = 0.81V, RTC disabled; inputs tied to VSS, VDDIO, or VDDIOH; outputs source/sink 0mA. See Temperature Variance.		SRAM0 retained, 25°C		1.14		
		= 3.0V, V <sub>COREA</sub> = 1.0V, V <sub>COREB</sub> = 0.81V, RTC	SRAM0 and SRAM1 retained, 25°C		1.29		
		SRAM0, SRAM1, and SRAM2 retained		1.53			
V <sub>REGI</sub> Current, POWER DOWN Mode	I <sub>REGI_PDM</sub>	Total current into V <sub>R</sub> 3.0V, V <sub>COREA</sub> = 1.0 inputs tied to V <sub>SS</sub> , V outputs source/sink (	V, V <sub>COREB</sub> = 0.81V; DDIO, or V <sub>DDIOH</sub> ;		0.09		μA
V <sub>REGO_X</sub> Output Current	V <sub>REGO_X_IOU</sub>	Output current for ea	ich of the V <sub>REGO_X</sub>		5	50	mA
V <sub>REGO_X</sub> Output Current Combined	V <sub>REGO_X_IOU</sub>	All four V <sub>REGO_X</sub> ou	tputs combined		15	100	mA
V <sub>REGO_X</sub> Output Voltage Range	V <sub>REGO_X_RA</sub>	voltage range must b	V <sub>REGI</sub> ≥ V <sub>REGO_X</sub> + 200mV; output voltage range must be configured to meet the input voltage range of the load device pin (V <sub>RST</sub> to V <sub>MAX</sub> )		1.0	$V_{MAX}$	V
V <sub>REGO_X</sub> Efficiency	V <sub>REGO_X_EFF</sub>	V <sub>REGI</sub> = 2.7V, V <sub>REG</sub> load = 30mA	V <sub>REGI</sub> = 2.7V, V <sub>REGO X</sub> = 1.1V,		90		%
SLEEP Mode Resume Time	t <sub>SLP_ON</sub>	Time from power mode exit to execution of first user instruction			0.847		μs
LOW POWER Mode Resume Time	t <sub>LP_ON</sub>	Time from power mo			6.08		μs

### **Electrical Characteristics (continued)**

(All specifications and characteristics apply across the entire operating conditions range unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN TYP	MAX	UNITS
MICRO POWER Mode Resume Time	t <sub>MP_ON</sub>	Time from power mode exit to execution of first user instruction	12.4		μs
STANDBY Mode Resume Time	tstby_on	Time from power mode exit to execution of first user instruction	14.7		μs
BACKUP Mode Resume Time	t <sub>BKU_ON</sub>	Time from power mode exit to execution of first user instruction	1.15		ms
POWER DOWN Mode Resume Time	t <sub>PDM_ON</sub>	Time from power mode exit to execution of first user instruction	5		ms
CLOCKS					•
System Clock Frequency	fsys_clk			100,000	kHz
Internal Primary Oscillator (IPO)	fIPO		100		MHz
Internal Secondary Oscillator (ISO)	fISO		60		MHz
Internal Baud Rate Oscillator (IBRO)	f <sub>IBRO</sub>		7.3728		MHz
		8kHz selected	8		
Internal Nano-Ring Oscillator (INRO)	f <sub>INRO</sub>	16kHz selected	16		kHz
Coomator (in tree)		30kHz selected	30		
External RTC Oscillator (ERTCO)	f <sub>ERTCO</sub>	32kHz watch crystal. Required crystal characteristics: $C_{L\_XTAL}$ = 6pF, ESR < 90kΩ, $C_0 \le 2$ pF, crystal power dissipation rating minimum 0.5μW, no external load capacitors, see <i>RTC Crystal Guidelines</i> . The accuracy is determined by the crystal and PCB layout.	32.768		kHz
External RF Oscillator Frequency (ERFO)	fERFO	The oscillator accepts a crystal between 16MHz and 32MHz. Required crystal characteristics: $C_{L\_XTAL} = 12pF$ , ESR $\leq 50\Omega$ , $C_0 \leq 7pF$ , crystal power dissipation rating of $100\mu W$ (min). Refer to the device user guide for calculating the load capacitors. The accuracy is determined by the crystal and PCB layout. If the ERFO is used for Bluetooth LE operation, the frequency must be 32MHz, the temperature stability must be $\pm 20ppm$ and the initial tolerance must be $\pm 20ppm$ .	16–32		MHz
RTC Operating Current	I <sub>RTC</sub>	All power modes, RTC enabled	0.3		μA
RTC Power-Up Time	t <sub>RTC_ON</sub>		250		ms
Input Low Voltage 32KIN	V <sub>IL_32K</sub>		0.3 × V <sub>DDA</sub>		V
Input High Voltage 32KIN	V <sub>IH_32K</sub>		0.7 × V <sub>DDA</sub>		V

### **Electrical Characteristics (continued)**

(All specifications and characteristics apply across the entire operating conditions range unless otherwise noted.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS		
External System Clock	fevr our	EXT_CLK selected. square wave from 0\ V <sub>DDIOH</sub> selected as				80	MHz		
Input Frequency	fext_clk	EXT_CLK selected. square wave from 0\ V <sub>DDIO</sub> selected as the				80	IVII IZ		
External Low-Power Timer 1 Clock Input Frequency	fEXT_LPTMR1_ CLK	LPTMR1_CLK selec	ted			8	MHz		
External Low-Power Timer 2 Clock Input Frequency	fEXT_LPTMR2_ CLK	LPTMR2_CLK selec	ted			8	MHz		
GENERAL-PURPOSE I/O									
Input Low Voltage for All GPIO Except P3.0 and P3.1	V <sub>IL_</sub> VDDIO	P3.0 and P3.1 can only use V <sub>DDIOH</sub> as I/O supply and cannot use V <sub>DDIO</sub> as I/O supply	V <sub>DDIO</sub> selected as I/O supply			0.3 × V <sub>DDIO</sub>	V		
Input Low Voltage for All GPIO	V <sub>IL_VDDIOH</sub>	V <sub>DDIOH</sub> selected as	I/O supply			0.3 × V <sub>DDIOH</sub>	V		
Input Low Voltage for RSTN	V <sub>IL_RSTN</sub>				0.5 x V <sub>DDIOH</sub>		V		
Input High Voltage for All GPIO Except P3.0 and P3.1	V <sub>IH</sub> _VDDIO	P3.0 and P3.1 can only use V <sub>DDIOH</sub> as I/O supply and cannot use V <sub>DDIO</sub> as I/O supply	V <sub>DDIO</sub> selected as I/O supply	0.7 × V <sub>DDIO</sub>			V		
Input High Voltage for All GPIO	V <sub>IH_VDDIOH</sub>	V <sub>DDIOH</sub> selected as	I/O supply	0.7 × V <sub>DDIOH</sub>			V		
Input High Voltage for RSTN	V <sub>IH_RSTN</sub>				0.5 x V <sub>DDIOH</sub>		٧		

### **Electrical Characteristics (continued)**

(All specifications and characteristics apply across the entire operating conditions range unless otherwise noted.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
Output Low Voltage for All GPIO Except P3.0 and P3.1		P3.0 and P3.1 can only use V <sub>DDIOH</sub>	V <sub>DDIO</sub> selected as I/O supply, V <sub>DDIO</sub> = 1.71V, GPIOn_DS_SEL[1: 0] = 00, I <sub>OL</sub> = 1mA		0.2	0.4	
	V		V <sub>DDIO</sub> selected as I/O supply, V <sub>DDIO</sub> = 1.71V, GPIOn_DS_SEL[1: 0] = 01, I <sub>OL</sub> = 2mA		0.2	0.4	1
	as I/O supply	V <sub>DDIO</sub> selected as I/O supply, V <sub>DDIO</sub> = 1.71V, GPIOn_DS_SEL[1: 0] = 10, I <sub>OL</sub> = 4mA		0.2	0.4	- V	
			V <sub>DDIO</sub> selected as I/O supply, V <sub>DDIO</sub> = 1.71V, GPIOn_DS_SEL[1: 0] = 11, I <sub>OL</sub> = 8mA		0.2	0.4	
		V <sub>DDIOH</sub> selected as = 1.71V, GPIOn_DS = 1mA			0.2	0.4	
Output Low Voltage for	V	V <sub>DDIOH</sub> selected as = 1.71V, GPIOn_DS = 2mA			0.2	0.4	V
All ĠPIO	Vol_vddioh	V <sub>DDIOH</sub> selected as I/O supply, V <sub>DDIOH</sub> = 1.71V, GPIOn_DS_SEL[1:0] = 10, I <sub>OL</sub> = 4mA			0.2	0.4	V
		V <sub>DDIOH</sub> selected as = 1.71V, GPIOn_DS = 8mA	I/O supply, V <sub>DDIOH</sub> _SEL[1:0] = 11, I <sub>OL</sub>		0.2	0.4	
Combined I <sub>OL</sub> , All GPIO	I <sub>OL_TOTAL</sub>					48	mA

(All specifications and characteristics apply across the entire operating conditions range unless otherwise noted.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS	
			V <sub>DDIO</sub> selected as I/O supply, V <sub>DDIO</sub> = 1.71V, GPIOn_DS_SEL[1: 0] = 00, I <sub>OL</sub> = -1mA	V <sub>DDIO</sub> - 0.4				
Output High Voltage for All GPIO Except P3.0 and P3.1		P3.0 and P3.1 can only use V <sub>DDIOH</sub> as I/O supply and	V <sub>DDIO</sub> selected as I/O supply, V <sub>DDIO</sub> = 1.71V, GPIOn_DS_SEL[1: 0] = 01, I <sub>OL</sub> = -2mA	V <sub>DDIO</sub> - 0.4			V	
	VOH_VDDIO	cannot use V <sub>DDIO</sub> as I/O supply = G G I/O G G G G G G G G G G G G G G G G G G G	V <sub>DDIO</sub> selected as I/O supply, V <sub>DDIO</sub> = 1.71V, GPIOn_DS_SEL[1: 0] = 10, I <sub>OL</sub> = -4mA	V <sub>DDIO</sub> - 0.4			V	
			V <sub>DDIO</sub> selected as I/O supply, V <sub>DDIO</sub> = 1.71V, GPIOn_DS_SEL[1: 0] = 11, I <sub>OL</sub> = -8mA	V <sub>DDIO</sub> - 0.4				
	Voh_vddioh	V <sub>DDIOH</sub> selected as = 1.71V, GPIOn_DS = -1mA	I/O supply, V <sub>DDIOH</sub> _SEL[1:0] = 00, I <sub>OL</sub>	V <sub>DDIOH</sub> - 0.4				
Output High Voltage for		V <sub>DDIOH</sub> selected as = 1.71V, GPIOn_DS = -2mA	I/O supply, V <sub>DDIOH</sub> _SEL[1:0] = 01, I <sub>OL</sub>	V <sub>DDIOH</sub> - 0.4				
All GPIO Except P3.0 and P3.1		V <sub>DDIOH</sub> selected as = 1.71V, GPIOn_DS = -8mA	I/O supply, V <sub>DDIOH</sub> _SEL[1:0] = 10, I <sub>OL</sub>	V <sub>DDIOH</sub> - 0.4			V	
		V <sub>DDIOH</sub> selected as = 1.71V, GPIOn_DS = -8mA	I/O supply, V <sub>DDIOH</sub> _SEL[1:0] = 11, I <sub>OL</sub>	V <sub>DDIOH</sub> - 0.4				
Output High Voltage for P3.0 and P3.1	V <sub>OH_VDDIOH</sub>	V <sub>DDIOH</sub> = 1.71V, GF fixed at 00, I <sub>OL</sub> = -1r		V <sub>DDIOH</sub> - 0.4			V	
Combined I <sub>OH</sub> , All GPIO	I <sub>OH_TOTAL</sub>					-48	mA	
Input Hysteresis (Schmitt)	V <sub>IHYS</sub>				300		mV	
Input Leakage Current Low	I <sub>IL</sub>	V <sub>DDIO</sub> = 1.89V, V <sub>DD</sub> selected as I/O supp pull-up disabled	<sub>IOH</sub> = 3.6V, V <sub>DDIOH</sub> ly, V <sub>IN</sub> = 0V, internal	-100		+100	nA	
	ІІН	V <sub>DDIO</sub> = 1.89V, V <sub>DI</sub> selected as I/O supp internal pull-down dis		-800		+800	nA	
Input Leakage Current High	I <sub>OFF</sub>	V <sub>DDIO</sub> = 0V, V <sub>DDIO</sub> selected as I/O supp		-1		+1		
	I <sub>IH3V</sub>	V <sub>DDIO</sub> = V <sub>DDIOH</sub> = selected as I/O supp		-2		+2	μΑ	
Input Pull-up Resistor RSTN	R <sub>PU_R</sub>	Pull-up to V <sub>DDIOH</sub>			25		kΩ	

### **Electrical Characteristics (continued)**

(All specifications and characteristics apply across the entire operating conditions range unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Pull-up/Pull-down	R <sub>PU1</sub>	Strong Pull-up		25		kΩ
Resistor for All GPIO	R <sub>PU2</sub>	Weak Pull-up		1		ΜΩ
RSTN Assertion Time	t <sub>RSTN</sub>	Device in ACTIVE mode, RSTN device pin assertion duration to entry into device reset state		6		μs
BLUETOOTH RADIO / P	OWER					_
Bluetooth LDO Input Voltage	V <sub>BLE_LDO_IN</sub>		0.9	1.1	1.5	V
<b>BLUETOOTH RADIO / FI</b>	REQUENCY					
Operating Frequency		1MHz channel spacing	2360		2500	MHz
PLL Programming Resolution	PLL <sub>RES</sub>			1		MHz
Frequency Deviation at 1Mbps	Δf <sub>1MHz</sub>			±170		kHz
Frequency Deviation at Bluetooth LE 1Mbps	Δf <sub>BLE1MHz</sub>			±250		kHz
Frequency Deviation at 2Mbps	Δf <sub>2MHz</sub>			±320		kHz
Frequency Deviation at Bluetooth LE 2Mbps	Δf <sub>BLE2MHz</sub>			±500		kHz
BLUETOOTH RADIO / C	URRENT CONS	JMPTION (SIMO enabled, $V_{REGI} = 3.3V$ . IS	O enabled,	fsys_clk	= 60MHz, I	Bluetooth
LE stack running on RV	l .	the V <sub>REGI</sub> device pin, V <sub>REGO_B</sub> = 0.9V, V <sub>E</sub>	REGO_C = 1		1 SLEEP m	node.)
T.D. 0		P <sub>RF</sub> = +5.5dBm		7.42		
Tx Run Current	I <sub>TX_0DBM</sub>	P <sub>RF</sub> = 0dBm		4.78		mA
	I <sub>TX10DBM</sub>	P <sub>RF</sub> = -10dBm		3.80		
Tx Startup Current	ISTART_TX			2.25		mA
		JMPTION (SIMO enabled, V <sub>REGI</sub> = 3.3V. IS <sub>II</sub> device pin, V <sub>REGO_B</sub> = 0.9V, V <sub>REGO_C</sub> =				BLE stack
Rx Run Current	I <sub>RX_1M</sub>	f <sub>RX</sub> = 1Mbps		4.41		mA
TX TXIII Oullell	I <sub>RX_2M</sub>	f <sub>RX</sub> = 2Mbps		4.45		IIIA
Rx Startup Current	I <sub>START_RX</sub>			2.05		mA
BLUETOOTH RADIO / TI	RANSMITTER					
Maximum Output Power	P <sub>RF</sub>			+5.5		dBm
RF Power Accuracy	P <sub>RF_ACC</sub>			±1		dB
First Adjacent Channel Transmit Power ±2MHz	P <sub>RF1_1</sub>	1Mbps Bluetooth LE		-30.5		dBc
First Adjacent Channel Transmit Power ±4MHz	P <sub>RF2_1</sub>	1Mbps Bluetooth LE		-40		dBc
BLUETOOTH RADIO / R	ECEIVER		•			•
Maximum Received Signal Strength at < 0.1% PER	P <sub>RX_MAX</sub>			0		dBm

(All specifications and characteristics apply across the entire operating conditions range unless otherwise noted.)

PARAMETER	SYMBOL	CONE	DITIONS	MIN TYP	MAX	UNITS	
Receiver Sensitivity,	5	Measured with	1Mbps Bluetooth LE	-97		alD	
Ideal Transmitter	P <sub>SENS_IT</sub>	37-byte payload	2Mbps Bluetooth LE	-94		dBm	
Receiver Sensitivity,	D	Measured with	1Mbps Bluetooth LE	-95.5		dBm	
Dirty Transmitter	P <sub>SENS_DT</sub>	37-byte payload	2Mbps Bluetooth LE	-93		UBIII	
Receiver Sensitivity,	P <sub>SENS_LR</sub>	Measured with	125kbps Bluetooth LE	-105		- dBm	
Long-Range Coded	' SENS_LR	LE	500kbps Bluetooth LE	-101		ubiii	
C/I Cochannel	C/I <sub>1MHz</sub>	1Mbps Bluetooth LE		6.7		dB	
C/I Cochannel	C/I <sub>2Mhz</sub>	2Mbps Bluetooth LE	2Mbps Bluetooth LE 7				
	C/I <sub>+1_1</sub>	+1MHz offset, 1Mbp	s Bluetooth LE	-2.5			
	C/I <sub>-1 1</sub>	-1MHz offset, 1Mbp	s Bluetooth LE	-2.6			
	C/I <sub>+2 1</sub>	+2MHz offset, 1Mbp	s Bluetooth LE	-22			
A diagont Interference	C/I <sub>-2_1</sub>	-2MHz offset, 1Mbp	s Bluetooth LE	-24		1	
djacent Interference C/I <sub>+2 2</sub>		+2MHz offset, 2Mbp	s Bluetooth LE	-2		dB	
	C/I <sub>-2 2</sub>	-2MHz offset, 2Mbp	s Bluetooth LE	-3			
	C/I <sub>+4_2</sub>	+4MHz offset, 2Mbp		-32			
	C/I <sub>-4 2</sub>	-4MHz offset, 2Mbp		-34		_	
Adjacent Interference, (3+n) MHz Offset [n = 0, 1, 2,]	C/I <sub>3+MHZ</sub>	1Mbps Bluetooth LE		-34.5		dB	
Adjacent Interference, (6+2n) MHz Offset [n = 0, 1, 2,]	C/I <sub>6+MHZ</sub>	2Mbps Bluetooth LE	<u>:</u>	-34		dB	
Intermodulation Performance, 1Mbps Bluetooth LE with 3MHz, 4MHz, 5MHz Offset	PIMD_1MBPS	1Mbps Bluetooth LE	:	-38		dBm	
Intermodulation Performance, 2Mbps Bluetooth LE with 6MHz, 8MHz, 10MHz Offset	P <sub>IMD_2MBPS</sub>	2Mbps Bluetooth LE	:	-38		dBm	
Received Signal Strength Indicator Accuracy	RSSI <sub>ACC</sub>			±1.5		dB	
Received Signal Strength Indicator Range	RSSI <sub>RANGE</sub>			-100 to -15	)	dBm	
ADC (SIGMA-DELTA)							
Resolution				10		Bits	
ADC Clock Rate	f <sub>ACLK</sub>			0.1	8	MHz	

(All specifications and characteristics apply across the entire operating conditions range unless otherwise noted.)

PARAMETER	SYMBOL	CONE	DITIONS	MIN	TYP	MAX	UNITS
ADC Clock Period	t <sub>ACLK</sub>				1/f <sub>ACLK</sub>		μs
		AIN[7:0], ADC_DIVSEL = [00], ADC_CH_SEL = [7:0]	REF_SEL = 0, REF_SCALE = 0, SCALE = 0	V <sub>SSA</sub> + 0.05		V <sub>BG</sub>	
Input Voltage Range		AIN[7:0], ADC_DIVSEL = [01], ADC_CH_SEL = [7:0]	REF_SEL = 0, REF_SCALE = 0, SCALE = 1	V <sub>SSA</sub> + 0.05		2 x V <sub>BG</sub>	V
Input Voltage Range V <sub>AIN</sub>	VAIN	AIN[7:0], ADC_DIVSEL = [10], ADC_CH_SEL = [7:0]	REF_SEL = 1, REF_SCALE = 0, SCALE = 1, V <sub>DDIOH</sub> selected as the I/O supply	V <sub>SSA</sub> + 0.05		V <sub>DDIOH</sub>	V
		AIN[7:0], ADC_DIVSEL = [11], ADC_CH_SEL = [7:0]	REF_SEL = 1, REF_SCALE = 0, SCALE = 1, V <sub>DDIO</sub> selected as the I/O supply	V <sub>SSA</sub> + 0.05		V <sub>DDIO</sub>	
Input Impedance	R <sub>AIN</sub>				30		kΩ
Analog Input	C <sub>AIN</sub>	Fixed capacitance to	o V <sub>SSA</sub>		1		pF
Capacitance	CAIN	Dynamically switched	ed capacitance		250		fF
Integral Nonlinearity	INL	Measured at +25°C				±2.5	LSb
Differential Nonlinearity	DNL	Measured at +25°C				±1	LSb
Offset Error	Vos				±1		LSb
ADC Active Current	I <sub>ADC</sub>	Measured at V <sub>REGI</sub> reference buffer ena disabled	= 3.0V, ADC active, abled, input buffer		156		μΑ
ADC Setup Time	t <sub>ADC_SU</sub>	Any power-up of AD to CpuAdcStart	C clock or ADC bias			10	μs
ADC Output Latency	t <sub>ADC</sub>				1067		t <sub>ACLK</sub>
ADC Sample Rate	f <sub>ADC</sub>					7.8	ksps
ADC Input Leakage	IADC_LEAK	ADC inactive or cha	nnel not selected		10		nA
Full-Scale Voltage	V <sub>FS</sub>	ADC code = 0x3FF			1.2		V
Bandgap Temperature Coefficient	V <sub>TEMPCO</sub>	Box method			30		ppm
COMPARATORS							
Input Offset Voltage	V <sub>OFFSET</sub>				±1		mV
		AINCOMPHYST[1:0	0] = 00		±23		
Input Hysteresis	Vince	AINCOMPHYST[1:0	0] = 01		±50		mV
input riyatereala	V <sub>HYST</sub>	AINCOMPHYST[1:0] = 10			±0		""
		AINCOMPHYST[1:0	)] = 11		±10		

(All specifications and characteristics apply across the entire operating conditions range unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS		
Input Voltage Range	V	Common-mode range. V <sub>DDIOH</sub> selected as the I/O supply.	0.2		V <sub>DDIOH</sub> - 0.2V	V		
input voltage Range	VIN_CMP	Common-mode range. V <sub>DDIO</sub> selected as the I/O supply.	0.2		V <sub>DDIO</sub> - 0.2V	V		
FLASH MEMORY								
Flash Erase Time	t <sub>M_ERASE</sub>	Mass erase		20		ms		
Flasii Elase Tille	tp_ERASE	Page erase		20		1115		
Flash Programming Time per Word	t <sub>PROG</sub>			42		μs		
Flash Endurance			10			kcycles		
Data Retention	t <sub>RET</sub>	T <sub>A</sub> = +105°C	10			years		
Current Consumption During Flash Programming	IPROG	V <sub>REGI</sub> = 3.0V. Current required for flash write/erase		4.6		mA		

#### **Electrical Characteristics—SPI**

(Timing specifications are guaranteed by design and not production tested. All specifications and characteristics apply across the entire operating conditions range unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CONTROLLER MODE			•			
SPI Controller Operating	faces	f <sub>SYS_CLK</sub> = 100MHz, f <sub>MCK0(MAX)</sub> = f <sub>SYS_CLK</sub> /2, Mode 0 and Mode 2 operation, SPI0_CTRL.sclk_fb_inv = 1			50	- MHz
Frequency for SPI0	fMCK0	f <sub>SYS_CLK</sub> = 100MHz, f <sub>MCK0(MAX)</sub> = f <sub>SYS_CLK</sub> /4, Mode 1 and Mode 3 operation			25	IVIITIZ
SPI Controller Operating Frequency for SPI1	f <sub>MCK1</sub>	f <sub>SYS_CLK</sub> = 100MHz, f <sub>MCK1(MAX)</sub> = f <sub>SYS_CLK</sub> /4, all SPI modes of operation			25	MHz
SPI Controller SCK Period	t <sub>MCKX</sub>			1/f <sub>MCKX</sub>		ns
SCK Output Pulse- Width High/Low	t <sub>MCH</sub> , t <sub>MCL</sub>		t <sub>MCKX</sub> /2			ns
MOSI Output Hold Time After SCK Sample Edge	t <sub>MOH</sub>		t <sub>MCX</sub> /2			ns
MOSI Output Valid to Sample Edge	t <sub>MOV</sub>		t <sub>MCKX</sub> /2			ns
MOSI Output Hold Time After SCK Low Idle	t <sub>MLH</sub>			t <sub>MCKX</sub> /2		ns
MISO Input Valid to SCK Sample Edge Setup	t <sub>MIS</sub>			5		ns
MISO Input to SCK Sample Edge Hold	t <sub>MIH</sub>			t <sub>MCKX</sub> /2		ns

(Timing specifications are guaranteed by design and not production tested. All specifications and characteristics apply across the entire operating conditions range unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
TARGET MODE			'			
SPI Target Operating Frequency	fsck				50	MHz
SPI Target SCK Period	tsck			1/f <sub>SCK</sub>		ns
SCK Input Pulse-Width High/Low	tsch, tscl			t <sub>SCK</sub> /2		
SSx Active to First Shift Edge	tsse			10		ns
MOSI Input to SCK Sample Edge Rise/Fall Setup	tsis			5		ns
MOSI Input from SCK Sample Edge Transition Hold	<sup>t</sup> SIH			1		ns
MISO Output Valid After SCLK Shift Edge Transition	tsov			15		ns
SCK Inactive to SSx Inactive	t <sub>SSD</sub>			10		ns
SSx Inactive Time	tssH			1/f <sub>SCK</sub>		μs
MISO Hold Time After SSx Deassertion	tslh			10		ns

### Electrical Characteristics—I<sup>2</sup>C

(Timing specifications are guaranteed by design and not production tested. All specifications and characteristics apply across the entire operating conditions range unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STANDARD-MODE			•			
Output Fall Time	t <sub>OF</sub>	Standard-mode, from V <sub>IH(MIN)</sub> to V <sub>IL(MAX)</sub>		150		ns
SCL Clock Frequency	f <sub>SCL</sub>		0		100	kHz
Low Period SCL Clock	t <sub>LOW</sub>		4.7			μs
High Time SCL Clock	tHIGH		4.0			μs
Setup Time for Repeated Start Condition	tsu;sta		4.7			μs
Hold Time for Repeated Start Condition	<sup>t</sup> HD;STA		4.0			μs
Data Setup Time	t <sub>SU;DAT</sub>			300		ns
Data Hold Time	t <sub>HD;DAT</sub>			10		ns
Rise Time for SDA and SCL	t <sub>R</sub>			800		ns

## Electrical Characteristics—I<sup>2</sup>C (continued)

(Timing specifications are guaranteed by design and not production tested. All specifications and characteristics apply across the entire operating conditions range unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Fall Time for SDA and SCL	t <sub>F</sub>			200		ns
Setup Time for a Stop Condition	tsu;sto		4.0			μs
Bus Free Time Between a Stop and Start Condition	t <sub>BUS</sub>		4.7			μs
Data Valid Time	t <sub>VD;DAT</sub>		3.45			μs
Data Valid Acknowledge Time	t <sub>VD;ACK</sub>		3.45			μs
FAST-MODE						
Output Fall Time	t <sub>OF</sub>	From V <sub>IH(MIN)</sub> to V <sub>IL(MAX)</sub>		150		ns
Pulse Width Suppressed by Input Filter	t <sub>SP</sub>			75		ns
SCL Clock Frequency	f <sub>SCL</sub>		0		400	kHz
Low Period SCL Clock	t <sub>LOW</sub>		1.3			μs
High Time SCL Clock	tHIGH		0.6			μs
Setup Time for Repeated Start Condition	<sup>t</sup> su;sta		0.6			μs
Hold Time for Repeated Start Condition	t <sub>HD;STA</sub>		0.6			μs
Data Setup Time	t <sub>SU;DAT</sub>			125		ns
Data Hold Time	t <sub>HD;DAT</sub>			10		ns
Rise Time for SDA and SCL	t <sub>R</sub>			30		ns
Fall Time for SDA and SCL	t <sub>F</sub>			30		ns
Setup Time for a Stop Condition	tsu;sto		0.6			μs
Bus Free Time Between a Stop and Start Condition	t <sub>BUS</sub>		1.3			μs
Data Valid Time	t <sub>VD;DAT</sub>		0.9			μs
Data Valid Acknowledge Time	t <sub>VD;ACK</sub>		0.9			μs
FAST-MODE PLUS						
Output Fall Time	t <sub>OF</sub>	From V <sub>IH(MIN)</sub> to V <sub>IL(MAX)</sub>		80		ns
Pulse Width Suppressed by Input Filter	t <sub>SP</sub>			75		ns
SCL Clock Frequency	f <sub>SCL</sub>		0		1000	kHz
Low Period SCL Clock	t <sub>LOW</sub>		0.5			μs
High Time SCL Clock	tHIGH		0.26			μs

## Electrical Characteristics—I<sup>2</sup>C (continued)

(Timing specifications are guaranteed by design and not production tested. All specifications and characteristics apply across the entire operating conditions range unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Setup Time for Repeated Start Condition	<sup>t</sup> SU;STA		0.26			μѕ
Hold Time for Repeated Start Condition	t <sub>HD;STA</sub>		0.26			μs
Data Setup Time	tsu;dat			50		ns
Data Hold Time	t <sub>HD;DAT</sub>			10		ns
Rise Time for SDA and SCL	t <sub>R</sub>			50		ns
Fall Time for SDA and SCL	t <sub>F</sub>			30		ns
Setup Time for a Stop Condition	tsu;sto		0.26			μs
Bus Free Time Between a Stop and Start Condition	t <sub>BUS</sub>		0.5			μѕ
Data Valid Time	t <sub>VD;DAT</sub>		0.45			μs
Data Valid Acknowledge Time	t <sub>VD;ACK</sub>		0.45			μs

### Electrical Characteristics—I<sup>2</sup>S

(Timing specifications are guaranteed by design and not production tested. All specifications and characteristics apply across the entire operating conditions range unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Bit Clock Frequency	f <sub>BCLK</sub>				25	MHz
BCLK High Time	twbclkh			0.5 x 1/f <sub>BCLK</sub>		ns
BCLK Low Time	twbclkl			0.5 x 1/f <sub>BCLK</sub>		ns
LRCLK Setup Time	tLRCLK_BLCKS			25		ns
Delay Time, BCLK to SD (Output) Valid	tBCLK_SDO			12		ns
Setup Time for SD (Input)	tsu_sdi			6		ns
Hold Time SD (Input)	t <sub>HD_SDI</sub>			3		ns

#### **Electrical Characteristics—1-Wire Controller**

(Timing specifications are guaranteed by design and not production tested. All specifications and characteristics apply across the entire operating conditions range unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Write 0 Low Time		Standard	60			110
	₹W0L	Overdrive		8		μs

### **Electrical Characteristics—1-Wire Controller (continued)**

(Timing specifications are guaranteed by design and not production tested. All specifications and characteristics apply across the entire operating conditions range unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
		Standard	dard 6				
Write 1 Low Time	t <sub>W1L</sub>	Standard, Long Line mode		8		μs	
		Overdrive		1		1	
		Standard		70			
Presence Detect Sample	t <sub>MSP</sub>	Standard, Long Line mode		85		μs	
Campic		Overdrive		9		1	
		Standard		15			
Read Data Value	t <sub>MSR</sub>	Standard, Long Line mode		24		μs	
		Overdrive		3			
		Standard		10		μs	
Recovery Time	t <sub>REC0</sub>	Standard, Long Line mode		20			
	Overdrive	Overdrive		4		1	
Dood Time High		Standard		480			
Reset Time High	t <sub>RSTH</sub>	Overdrive		58		μs	
Reset Time Low	1	Standard		600			
	t <sub>RSTL</sub>	Overdrive		70		μs	
Time Clet		Standard		70			
Time Slot	<sup>t</sup> slot	Overdrive		12		μs	




Figure 3. SPI Controller Mode Timing Diagram




Figure 4. SPI Target Mode Timing Diagram




Figure 5. I<sup>2</sup>C Timing Diagram




Figure 6. I<sup>2</sup>S Target Timing Diagram





Figure 7. 1-Wire Controller Data Timing Diagram

### **Pin Configuration**

#### **81 CTBGA**



## Pin Descriptions – 81 CTBGA

	FUNCTION MODE									
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	FUNCTION					
POWER (See the <u>Applications Information</u> section for bypass capacitor recommendations.)										
C9, B4	V <sub>REGI</sub>	_	_	_	Battery Power Supply for the SIMO Switch-Mode Power Supply (SMPS). See \( \frac{V_{REGI}}{Design Considerations} \) and \( \frac{Device PCB Power Connectivity.}\)					
В3	BLE_LDO_IN	_	_	_	Bluetooth LDO Input. Bypass BLE_LDO_IN with a 1µF capacitor to V <sub>SS</sub> placed as close as possible to the BLE_LDO_IN device pin. This device pin must be connected as shown in <u>Device PCB Power Connectivity</u> , even if Bluetooth functionality is not desired for the application.					
B5	V <sub>DDA</sub>	_	_	_	1.8V Analog Power Supply. Bypass with $1\mu F$ to $V_{SS}$ . This device pin must be connected as shown in <u>Device PCB Power Connectivity</u> .					
D9	V <sub>COREA</sub>	ı		_	Digital Core Supply Voltage A. $V_{COREA}$ must be greater than or equal to $V_{COREB}$ . Bypass with $1\mu F$ to $V_{SS}$ . This device pin must be connected as shown in <u>Device PCB Power Connectivity</u> .					
C8	V <sub>COREB</sub>			_	Digital Core Supply Voltage B. $V_{COREA}$ must be greater than or equal to $V_{COREB}$ . Bypass with $1\mu F$ to $V_{SS}$ . This device pin must be connected as shown in <u>Device PCB Power Connectivity</u> .					
B1	V <sub>RXOUT</sub>	П	_	_	Bluetooth Radio Baseband Supply Voltage Output. Bypass this pin to V <sub>SS_RX</sub> with a 1µF capacitor close to the package. Do not connect any other signal to this device pin.					
B2	V <sub>ТХООТ</sub>	_	_	_	Bluetooth Radio RF Supply Voltage Output. Bypass this pin to V <sub>SS TX</sub> with a 1µF capacitor close to the package. Do not connect any other signal to this device pin.					
B8	V <sub>BST</sub>	-	_	_	The boosted supply voltage for the gate drive of high-side switches. This device pin must be connected as shown in <u>Device PCB Power Connectivity</u> .					
В7	V <sub>REGO_</sub> A	_	_	_	Buck Converter A Voltage Output. Bypass $V_{REGO\_A}$ with a $22\mu F$ capacitor to $V_{SS}$ placed as close as possible to the $V_{REGO\_A}$ device pin. This device pin must be connected as shown in $P_{REGO\_A}$ Device $P_{REGO\_$					
В6	V <sub>REGO_B</sub>	_	_	_	Buck Converter B Voltage Output. Bypass VREGO_B with a 22µF capacitor to VSS placed as close as possible to the VREGO_B device pin. This device pin must be connected as shown in <a href="Device PCB Power Connectivity">Device PCB Power Connectivity</a> . Do not connect any other signal to this device pin.					

#### 81 CTBGA

	FUNCTION MODE				
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	FUNCTION
A6	V <sub>REGO_C</sub>	_	_	_	Buck Converter C Voltage Output. Bypass V <sub>REGO_C</sub> with a 22µF capacitor to V <sub>SS</sub> placed as close as possible to the V <sub>REGO_C</sub> device pin. This device pin must be connected as shown in <u>Device PCB Power Connectivity</u> . Do not connect any other signals to this device pin.
A7	V <sub>REGO_D</sub>	_	_	_	Buck Converter D Voltage Output. Bypass $V_{REGO\_D}$ with a $22\mu F$ capacitor to $V_{SS}$ placed as close as possible to the $V_{REGO\_D}$ device pin. This device pin must be connected as shown in <u>Device PCB Power Connectivity</u> . Do not connect any other signal to this device pin.
J5	V <sub>DDIO</sub>	_	_	_	GPIO Supply Voltage. V <sub>DDIOH</sub> must be greater than V <sub>DDIO</sub> . Bypass this device pin to V <sub>SS</sub> with a 1μF capacitor placed as close to the package as possible. This device pin must be connected as shown in <u>Device PCB Power Connectivity</u> .
J4	V <sub>DDIOH</sub>	_	_	_	GPIO Supply Voltage, High. V <sub>DDIOH</sub> must be greater than V <sub>DDIO</sub> . Bypass this device pin to V <sub>SS</sub> with a 1µF capacitor placed as close to the package as possible. This device pin must be connected as shown in <u>Device PCB Power Connectivity</u> . Do not connect any other signal to this device pin.
D1, E9	V <sub>SS</sub>	_	_	_	Digital Ground
A5	V <sub>SSA</sub>	_	_	_	Analog Ground
A9	V <sub>SSPWR</sub>	_	_	_	Ground for the SIMO SMPS. See <u>V_REGI_Design</u> <u>Considerations</u> .
C3	V <sub>SS_RX</sub>	_	_	_	Bluetooth Radio Baseband Ground
A2	V <sub>SS_TX</sub>	_	_	_	Bluetooth Radio RF Ground
В9	LXA	_	_	_	Switching Inductor Input A. Connect a 2.2µH inductor between LXA and LXB. See <u>Device PCB Power Connectivity</u>
A8	LXB	_	_	_	Switching Inductor Input B. Connect a 2.2µH inductor between LXA and LXB. See <u>Device</u> <u>PCB Power Connectivity</u>
RESET A	ND CONTROL				
F6	RSTN	_	_	_	External System Reset Input (Active-Low). The device remains in reset while this pin is in its active state. When the pin transitions to its inactive state, the device performs a system reset and executes the first instruction. This pin has an internal pull-up to the V <sub>DDIOH</sub> supply.

#### 81 CTBGA

			FUNCTION MODE		
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	FUNCTION
CLOCK					
А3	32KOUT	_	_	_	32kHz Crystal Oscillator Output. Connect a 32kHz crystal between 32KIN and 32KOUT for RTC operation. If the RTC is unused, and a crystal is not connected, do not connect this device pin.
A4	32KIN	_	l	_	32kHz Crystal Oscillator Input. Connect a 32kHz crystal between 32KIN and 32KOUT for RTC operation. Optionally, this pin can be configured as the input for an external CMOS-level clock source. Load capacitors are not required. If the RTC is unused, and a crystal is not connected, connect this device pin to VSS through a 1k $\Omega$ resistor. See External RTC Oscillator (ERTCO) in the <i>Electrical Characteristics</i> table and <i>RTC Crystal Guidelines</i> for more information.
C2	HFXOUT	_	_	_	32MHz Crystal Oscillator Output. When this device pin is not used, do not connect.
C1	HFXIN	_	_	_	32MHz Crystal Oscillator Input. Connect a 32MHz crystal between HFXIN and HFXOUT for Bluetooth operation or I²S controller operation. During the optional kick-start operation, a series of pulses is output on this device pin to stimulate the crystal. If the 32MHz crystal is not in use and is not connected, connect the device pin to $V_{SS}$ through a $10k\Omega$ resistor.
GPIO AN	D ALTERNATE	FUNCTION			
F7	P0.0	P0.0	UART0A_RX	_	UART0 Receive Port Map A
E7	P0.1	P0.1	UART0A_TX	_	UART0 Transmit Port Map A
F8	P0.2	P0.2	TMR0A_IOA	UART0B_CTS	Timer 0 I/O 32 Bits or Lower 16 Bits Port Map A; UART0 Clear to Send Port Map B
F9	P0.3	P0.3	EXT_CLK/ TMR0A_IOB	UARTOB_RTS	External Clock for Use as SYS_OSC/Timer 0 I/O Upper 16 Bits Port Map A; UART0 Request to Send Port Map B
G9	P0.4	P0.4	SPI0_SS0	TMR0B_IOAN	SPI0 Target Select 0; Timer 0 Inverted Output Port Map B
G8	P0.5	P0.5	SPI0_MOSI	TMR0B_IOBN	SP0 Controller Out Target In Serial Data 0; 32-Bit Timer 0 Inverted Output Upper 16 Bits Port Map B
G7	P0.6	P0.6	SPI0_MISO	OWM_IO	SPI0 Controller In Target Out Serial Data 1; 1-Wire Controller Data I/O
H9	P0.7	P0.7	SPI0_SCK	OWM_PE	SPI0 Clock; 1-Wire Controller Pull-up Enable Output
H8	P0.8	P0.8	SPI0_SDIO2	TMR0B_IOA	SPI0 Data 2 I/O; Timer 0 I/O 32 Bits or Lower 16 Bits Port Map B
J9	P0.9	P0.9	SPI0_SDIO3	TMR0B_IOB	SPI0 Data 3 I/O; Timer 0 I/O Upper 16 Bits Port Map B
H7	P0.10	P0.10	I2C0_SCL	SPI0_SS2	I2C0 Clock; SPI0 Target Select 2

#### 81 CTBGA


	FUNCTION MODE				
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	FUNCTION
J8	P0.11	P0.11	I2C0_SDA	SPI0_SS1	I2C0 Serial Data; SPI0 Target Select 1
G6	P0.12	P0.12	UART1A_RX	TMR1B_IOAN	UART1 Receive Port Map A; Timer 1 Inverted Output Port Map B
H6	P0.13	P0.13	UART1A_TX	TMR1B_IOBN	UART1 Transmit Port Map A; Timer 1 Inverted Output Upper 16 Bits Port Map B
J7	P0.14	P0.14	TMR1A_IOA	UART1B_CTS	Timer 1 I/O 32 Bits or Lower 16 Bits Port Map A; UART1 Clear to Send Port Map B
J6	P0.15	P0.15	TMR1A_IOB	UART1B_RTS	Timer 1 I/O Upper 16 Bits Port Map A; UART1 Request to Send Port Map B
G5	P0.16	P0.16	I2C1_SCL	PT2	I2C1 Clock; Pulse Train 2
F5	P0.17	P0.17	I2C1_SDA	PT3	I2C1 Serial Data; Pulse Train 3
H5	P0.18	P0.18	PT0	OWM_IO	Pulse Train 0; 1-Wire Controller Data I/O
G4	P0.19	P0.19	PT1	OWM_PE	Pulse Train 1; 1-Wire Controller Pull-up Enable Output
H4	P0.20	P0.20	SPI1_SS0	TMR1B_IOA	SPI1 Target Select 0; Timer 1 I/O 32 Bits or Lower 16 Bits Port Map B
J3	P0.21	P0.21	SPI1_MOSI	TMR1B_IOB	SPI1 Controller Out Target In Serial Data 0; Timer 1 I/O Upper 16 Bits Port Map B
НЗ	P0.22	P0.22	SPI1_MISO	TMR1B_IOAN	SPI1 Controller In Target Out Serial Data 1; Timer 1 Inverted Output Port Map B
G3	P0.23	P0.23	SPI1_SCK	TMR1B_IOBN	SPI1 Clock; Timer 1 Inverted Output Upper 16 Bits Port Map B
J2	P0.24	P0.24	SPI1_SDIO2	TMR2B_IOA	SPI1 Data 2; Timer 2 I/O 32 Bits or Lower 16 Bits Port Map B
J1	P0.25	P0.25	SPI1_SDIO3	TMR2B_IOB	SPI1 Data 3; Timer 2 I/O Upper 16 Bits Port Map B
H1	P0.26	P0.26	TMR2A_IOA	SPI1_SS1	Timer 2 I/O 32 Bits or Lower 16 Bits Port Map A; SPI1 Target Select 1
H2	P0.27	P0.27	TMR2A_IOB	SPI1_SS2	Timer 2 I/O Upper 16 Bits Port Map A; SPI1 Target Select 2
G1	P0.28	SWDIO	SWDIO	_	Serial Wire Debug Data I/O
G2	P0.29	SWCLK	SWCLK	_	Serial Wire Debug Clock
F1	P0.30	P0.30	I2C2_SCL	UART2B_CTS	I2C2 Clock; UART2 Clear to Send Port Map B
F4	P0.31	P0.31	I2C2_SDA	UART2B_RTS	I2C2 Serial Data; UART2 Request to Send Port Map B
F3	P1.0	P1.0	UART2A_RX	RV_TCK	UART2 Receive Port Map A; 32-Bit RISC-V Test Port Clock
F2	P1.1	P1.1	UART2A_TX	RV_TMS	UART2 Transmit Port Map A; 32-Bit RISC-V Test Port Select
D5	P1.2	P1.2	I2S_SCK	RV_TDI	I <sup>2</sup> S Bit Clock; 32-Bit RISC-V Test Port Data Input
E4	P1.3	P1.3	I2S_WS	RV_TDO	I <sup>2</sup> S Left/Right Clock; 32-Bit RISC-V Test Port Data Output

#### 81 CTBGA

	FUNCTION MODE					
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	FUNCTION	
E1	P1.4	P1.4	I2S_SDI	TMR3B_IOA	I <sup>2</sup> S Serial Data Input; Timer 3 I/O 32 Bits or Lower 16 Bits Port Map B	
E3	P1.5	P1.5	I2S_SDO	TMR3B_IOB	I <sup>2</sup> S Serial Data Output; Timer 3 I/O Upper 16 Bits Port Map B	
E2	P1.6	P1.6	TMR3A_IOA	BLE_ANT_CTR L2	Timer 3 I/O 32 Bits or Lower 16 Bits Port Map A; Bluetooth Antenna Control Line 2	
D4	P1.7	P1.7	TMR3A_IOB	BLE_ANT_CTR L3	Timer 3 I/O Upper 16 Bits Port Map A; Bluetooth Antenna Control Line 3	
D2	P1.8	P1.8	BLE_ANT_CTR L0	RXEV0	Bluetooth Antenna Control Line 0; CM4 Rx Event Input	
D3	P1.9	P1.9	BLE_ANT_CTR L1	TXEV0	Bluetooth Antenna Control Line 1; CM4 Tx Event Output	
C4	P2.0	P2.0	AIN0/AIN0N	_	Analog-to-Digital Converter Input 0/Comparator 0 Negative Input	
C5	P2.1	P2.1	AIN1/AIN0P	_	Analog-to-Digital Converter Input 1/Comparator 0 Positive Input	
D8	P2.2	P2.2	AIN2/AIN1N	_	Analog-to-Digital Converter Input 2/Comparator 1 Negative Input	
E8	P2.3	P2.3	AIN3/AIN1P	_	Analog-to-Digital Converter Input 3/Comparator 1 Positive Input	
C7	P2.4	P2.4	AIN4/AIN2N	LPTMR0B_IOA	Analog-to-Digital Converter Input 4/Comparator 2 Negative Input; Low-Power Timer 0 I/O Port Map B	
D7	P2.5	P2.5	AIN5/AIN2P	LPTMR1B_IOA	Analog-to-Digital Converter Input 5/Comparator 2 Positive Input; Low-Power Timer 1 I/O Port Map B	
C6	P2.6	P2.6	LPTMR0_CLK/ AIN6/AIN3N	LPUARTB_RX	Low-Power Timer 0 External Clock Input/ Analog-to-Digital Converter Input 6/Comparator 3 Negative Input; Low-Power UART 0 Receive Port Map B	
D6	P2.7	P2.7	LPTMR1_CLK/ AIN7/AIN3P	LPUARTB_TX	Low-Power Timer 1 External Clock Input/ Analog-to-Digital Converter Input 7/Comparator 3 Positive Input; Low-Power UART Transmit Port Map B	
E5	P3.0	P3.0	PDOWN	_	Power-Down Output. Internally pulled down to V <sub>SS</sub> . This device pin can only be powered by V <sub>DDIOH</sub> . Can be used as a WAKE-UP source.	
E6	P3.1	P3.1	SQWOUT	_	Square-Wave Output. Internally pulled down to V <sub>SS</sub> . This device pin can only be powered by V <sub>DDIOH</sub> .	
ANTENN	A OUTPUT					
A1	ANT	_	_	_	Antenna for Bluetooth Radio. Attach the single- ended, unbalanced Bluetooth radio antenna. If Bluetooth functionality is not used, and there is no antenna connected, do not connect this device pin.	

### **Pin Configuration**

#### **51 WLP**



## Pin Descriptions - 51 WLP

		FUNCTION MODE			FUNCTION MODE				
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	FUNCTION				
POWER (	POWER (See the <u>Applications Information</u> section for bypass capacitor recommendations.)								
F8, H4	V <sub>REGI</sub>	_	_	_	Battery Power Supply for the SIMO Switch-Mode Power Supply (SMPS). See \( \frac{V_{REGI}}{Design Considerations} \) and \( \frac{Device PCB Power Connectivity}{Design Considerations} \).				

#### **51 WLP**

		FUNCTION MODE			
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	FUNCTION
H3	BLE_LDO_IN	_	_	_	Bluetooth LDO Input. Bypass BLE_LDO_IN with a 1µF capacitor to V <sub>SS</sub> placed as close as possible to the BLE_LDO_IN device pin. This device pin must be connected as shown in <u>Device PCB Power Connectivity</u> , even if Bluetooth functionality is not desired for the application.
E5	V <sub>DDA</sub>		I	_	1.8V Analog Power Supply. Bypass with $1\mu F$ to $V_{SS}$ . This device pin must be connected as shown in <u>Device PCB Power Connectivity</u> .
E7	V <sub>C</sub> OREA	ı	-	_	Digital Core Supply Voltage A. $V_{COREA}$ must be greater than or equal to $V_{COREB}$ . Bypass with $1\mu F$ to $V_{SS}$ . This device pin must be connected as shown in <u>Device PCB Power Connectivity</u> .
E8	V <sub>COREB</sub>		_	_	Digital Core Supply Voltage B. $V_{COREA}$ must be greater than or equal to $V_{COREB}$ . Bypass with $1\mu F$ to $V_{SS}$ . This device pin must be connected as shown in <u>Device PCB Power Connectivity</u> .
F3	V <sub>RXOUT</sub>	_	_	_	Bluetooth Radio Baseband Supply Voltage Output. Bypass this pin to V <sub>SS_RX</sub> with a 1µF capacitor close to the package. Do not connect any other signal to this device pin.
F2	V <sub>TXOUT</sub>	1	_	_	Bluetooth Radio RF Supply Voltage Output. Bypass this pin to V <sub>SS TX</sub> with a 1µF capacitor close to the package. Do not connect any other signal to this device pin.
F7	V <sub>BST</sub>	_	_	_	The boosted supply voltage for the gate drive of high-side switches. This device pin must be connected as shown in <u>Device PCB Power Connectivity</u> .
G6	V <sub>REGO_</sub> A	_	_	_	Buck Converter A Voltage Output. Bypass $V_{REGO\_A}$ with a $22\mu F$ capacitor to $V_{SS}$ placed as close as possible to the $V_{REGO\_A}$ device pin. This device pin must be connected as shown in $P_{REGO\_A}$ Device $P_{REGO\_A}$ Device $P_{REGO\_A}$ Do not connect any other signal to this device pin.
H6	V <sub>REGO_</sub> B	_	_	_	Buck Converter B Voltage Output. Bypass V <sub>REGO_B</sub> with a 22µF capacitor to V <sub>SS</sub> placed as close as possible to the V <sub>REGO_B</sub> device pin. This device pin must be connected as shown in <u>Device PCB Power Connectivity</u> . Do not connect any other signal to this device pin.
H5	V <sub>REGO_</sub> C	_	_	_	Buck Converter C Voltage Output. Bypass V <sub>REGO_C</sub> with a 22µF capacitor to V <sub>SS</sub> placed as close as possible to the V <sub>REGO_C</sub> device pin. This device pin must be connected as shown in <u>Device PCB Power Connectivity</u> . Do not connect any other signal to this device pin.

## **51 WLP**

			FUNCTION MODE			
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	FUNCTION	
G5	V <sub>REGO_D</sub>	_	_	_	Buck Converter D Voltage Output. Bypass V <sub>REGO_D</sub> with a 22µF capacitor to V <sub>SS</sub> placed as close as possible to the V <sub>REGO_D</sub> device pin. This device pin must be connected as shown in <u>Device PCB Power Connectivity</u> . Do not connect any other signal to this device pin.	
D1	V <sub>DDIO</sub>	_	_	_	GPIO Supply Voltage. $V_{DDIOH}$ must be greater than $V_{DDIO}$ . Bypass this device pin to $V_{SS}$ with a $1\mu F$ capacitor placed as close to the package as possible. This device pin must be connected as shown in <u>Device PCB Power Connectivity</u> .	
D2	V <sub>DDIOH</sub>	_	_	_	GPIO Supply Voltage, High. V <sub>DDIOH</sub> must be greater than V <sub>DDIO</sub> . Bypass this device pin to V <sub>SS</sub> with a 1µF capacitor placed as close to the package as possible. This device pin must be connected as shown in <u>Device PCB Power Connectivity</u> .	
D8	$V_{SS}$	_	_	_	Digital Ground	
E4	$V_{SSA}$	_	_	_	Analog Ground	
G7	V <sub>SSPWR</sub>	_	_	_	Ground for the SIMO SMPS. See <u>V<sub>REGI</sub> Design</u> <u>Considerations</u> .	
F1	$V_{SS\_RX}$	_		_	Bluetooth Radio Baseband Ground	
G2	$V_{SS\_TX}$	_	_	_	Bluetooth Radio RF Ground	
G8	LXA	_	I	_	Switching Inductor Input A. Connect a 2.2µH inductor between LXA and LXB. See <u>Device</u> <u>PCB Power Connectivity</u> .	
H7	LXB	_		_	Switching Inductor Input B. Connect a 2.2µH inductor between LXA and LXB. See <u>Device</u> <u>PCB Power Connectivity</u> .	
RESET A	ND CONTROL					
B8	RSTN	_	_	_	External System Reset Input (Active-Low). The device remains in reset while this pin is in its active state. When the pin transitions to its inactive state, the device performs a system reset and executes the first instruction. This pin has an internal pull-up to the V <sub>DDIOH</sub> supply.	
CLOCK						
G3	32KOUT	_	_	_	32kHz Crystal Oscillator Output. Connect a 32kHz crystal between 32kIN and 32kOUT for RTC operation. If the RTC is unused, and a crystal is not connected, do not connect this device pin.	

## **51 WLP**

	FUNCTION MODE				
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	FUNCTION
G4	32KIN	_	_	_	32kHz Crystal Oscillator Input. Connect a 32kHz crystal between 32KIN and 32KOUT for RTC operation. Optionally, this pin can be configured as the input for an external CMOS-level clock source. Load capacitors are not required. If the RTC is unused, and a crystal is not connected, connect this device pin to $V_{SS}$ through a 1kΩ resistor. See External RTC Oscillator (ERTCO) in the <i>Electrical Characteristics</i> table and <i>RTC Crystal Guidelines</i> for more information.
E1	HFXOUT	_	<del></del>	_	32MHz Crystal Oscillator Output. When this device pin is not used, do not connect.
E2	HFXIN	_	_	_	32MHz Crystal Oscillator Input. Connect a 32MHz crystal between HFXIN and HFXOUT for Bluetooth operation. During the optional kickstart operation, a series of pulses is output on this device pin to stimulate the crystal. If the 32MHz crystal is not in use and is not connected, connect the device pin to $V_{SS}$ through a $10k\Omega$ resistor.
GPIO AN	D ALTERNATE	FUNCTION (See t	he <u>Applications I</u>	nformation sectio	n for GPIO and Alternate Function Matrices.)
C6	P0.0	P0.0	UART0A_RX	_	UART0 Receive Port Map A
C7	P0.1	P0.1	UART0A_TX	_	UART0 Transmit Port Map A
В7	P0.2	P0.2	TMR0A_IOA	UARTOB_CTS	Timer 0 I/O 32 Bits or Lower 16 Bits Port Map A; UART0 Clear to Send Port Map B
В6	P0.3	P0.3	EXT_CLK/ TMR0A_IOB	UARTOB_RTS	External Clock for Use as SYS_OSC/Timer 0 I/O Upper 16 Bits Port Map A; UART0 Request to Send Port Map B
D4	P0.4	P0.4	SPI0_SS0	TMR0B_IOAN	SPI0 Target Select 0; Timer 0 Inverted Output Port Map B
A7	P0.5	P0.5	SPI0_MOSI	TMR0B_IOBN	SP0 Controller Out Target In Serial Data 0; 32-Bit Timer 0 Inverted Output Upper 16 Bits Port Map B
B5	P0.6	P0.6	SPI0_MISO	OWM_IO	SPI0 Controller In Target Out Serial Data 1; 1-Wire Controller Data I/O
A6	P0.7	P0.7	SPI0_SCK	OWM_PE	SPI0 Clock; 1-Wire Controller Pull-up Enable Output
B4	P0.10	P0.10	I2C0_SCL	SPI0_SS2	I2C0 Clock; SPI0 Target Select 2
A5	P0.11	P0.11	I2C0_SDA	SPI0_SS1	I2C0 Serial Data; SPI0 Target Select 1
A4	P0.12	P0.12	UART1A_RX	TMR1B_IOAN	UART1 Receive Port Map A; Timer 1 Inverted Output Port Map B
С3	P0.20	P0.20	SPI1_SS0	TMR1B_IOA	SPI1 Target Select 0; Timer 1 I/O 32 Bits or Lower 16 Bits Port Map B
В3	P0.21	P0.21	SPI1_MOSI	TMR1B_IOB	SPI1 Controller Out Target In Serial Data 0; Timer 1 I/O Upper 16 Bits Port Map B
A3	P0.22	P0.22	SPI1_MISO	TMR1B_IOAN	SPI1 Controller In Target Out Serial Data 1; Timer 1 Inverted Output Port Map B

## **51 WLP**

			FUNCTION MODE			
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	FUNCTION	
C2	P0.23	P0.23	SPI1_SCK	TMR1B_IOBN	SPI1 Clock; Timer 1 Inverted Output Upper 16 Bits Port Map B	
B2	P0.26	P0.26	TMR2A_IOA	SPI1_SS1	Timer 2 I/O 32 Bits or Lower 16 Bits Port Map A; SPI1 Target Select 1	
A2	P0.28	SWDIO	SWDIO	_	Serial Wire Debug Data I/O	
B1	P0.29	SWCLK	SWCLK	_	Serial Wire Debug Clock	
C1	P1.6	P1.6	TMR3A_IOA	BLE_ANT_CTR L2	Timer 3 I/O 32 Bits or Lower 16 Bits Port Map A; Bluetooth Antenna Control Line 2	
F6	P2.0	P2.0	AIN0/AIN0N	_	Analog-to-Digital Converter Input 0/Comparator 0 Negative Input	
D7	P2.1	P2.1	AIN1/AIN0P	_	Analog-to-Digital Converter Input 1/Comparator 0 Positive Input	
C8	P2.6	P2.6	LPTMR0_CLK/ AIN6/AIN3N	LPUARTB_RX	Low-Power Timer 0 External Clock Input/ Analog-to-Digital Converter Input 6/Comparator 3 Negative Input; Low-Power UART 0 Receive Port Map B	
D5	P2.7	P2.7	LPTMR1_CLK/ AIN7/AIN3P	LPUARTB_TX	Low-Power Timer 1 External Clock Input/ Analog-to-Digital Converter Input 7/Comparator 3 Positive Input; Low-Power UART Transmit Port Map B	
ANTENN	A OUTPUT					
H2	ANT	_	_	_	Antenna for Bluetooth Radio. Attach the single- ended, unbalanced Bluetooth radio antenna. If Bluetooth functionality is not used, and there is no antenna connected, do not connect this device pin.	

## **Detailed Description**

The MAX32655 microcontroller (MCU) is an advanced system-on-chip (SoC) featuring an Arm® Cortex®-M4F CPU for efficient computation of complex functions and algorithms that is qualified to operate at a temperature range of -40°C to +105°C. The SoC integrates power regulation and management with a single inductor multiple-output (SIMO) buck regulator system. The latest generation Bluetooth® 5.2 Low Energy (LE) radio is on board, supporting long-range (coded) and high-throughput modes and medical body area network (MBAN).

The device offers large onboard memory with 512KB flash and 128KB SRAM, with optional error correction coding (ECC) on one 32KB SRAM bank. This 32KB bank can be optionally retained in BACKUP mode. An 8KB user OTP area is available.

The MAX32655 supports multiple high-speed peripherals, such as  $I^2C$ , 50MHz SPI, and UART, plus one  $I^2S$  port for connecting to an audio codec. An eight-input, 10-bit ADC is available to monitor analog input from external analog sources. In addition, a low-power UART (LPUART) is available for operation in the lowest power sleep modes to facilitate wake-up activity without any data loss. A total of six timers with I/O capability are provided, including two low-power timers to enable pulse counting, capture/compare, and pulse-width modulation (PWM) generation, even in the lowest power sleep modes.

The MAX32655 is available in two different packages:

- 81 CTBGA (8mm x 8mm, 0.8mm pitch)
- 51 WLP (3.09mm x 3.09mm, 0.35mm pitch)

### Arm Cortex-M4 (CM4) with FPU Processor and RISC-V (RV32) Processor

The Arm Cortex-M4 with FPU processor is ideal for low-power system control. The architecture combines high-efficiency signal processing functionality with low power, low cost, and ease of use.

The Arm Cortex-M4 with FPU DSP supports single instruction multiple data (SIMD) path DSP extensions, providing:

- Four parallel 8-bit add/sub
- Floating-point single precision
- Two parallel 16-bit add/sub
- Two parallel MACs
- 32- or 64-bit accumulate
- Signed and unsigned data with or without saturation

The addition of 32-bit RISC-V processor (RV32) provides the system with ultra-low-power consumption signal processing.

### **Memory**

#### **Internal Flash Memory**

512KB of internal flash memory provides nonvolatile storage of program and data memory.

#### Internal SRAM

The internal 128KB SRAM provides low-power retention of application information in all power modes except POWER DOWN. The SRAM is divided into four banks. SRAM0 and SRAM1 are both 32KB, SRAM2 is 48KB, and SRAM3 is 16KB. SRAM2 and SRAM3 are accessible by the RV32 in LOW POWER mode. For enhanced system reliability, SRAM0 (32KB) can be configured with error correction coded (ECC) or single error correction-double error detection (SED-DED). This data retention feature is optional and configurable. This granularity allows the application to minimize its power consumption by only retaining the most essential data.

#### Bluetooth 5.2

#### Bluetooth 5.2 Low Energy Radio

Bluetooth 5.2 LE is the latest version of the Bluetooth wireless communication standard. Bluetooth LE communications

### MAX32655

# Low-Power, Arm Cortex-M4 Processor with FPU-Based Microcontroller and Bluetooth 5.2

operate in the unlicensed 2.4GHz industrial-scientific-medical (ISM) band. A frequency-hopping transceiver is used to combat interference and fading. It uses 40 RF channels. These RF channels have 2402 + k x 2MHz center frequencies, where k = 0, ..., 39. The Bluetooth stack runs on RV32, so the CM4 can be freed to run the software. The features of the radio include the following:

- Higher transmit power up to +5.5dbm
- 1Mbps, 2Mbps, and long-range coded (125kbps and 500kbps)
- Increased broadcast capability
  - · Advertising packet up to 255 bytes
- On-chip matching network to the antenna
- Antenna control outputs
- Provides hardware on-the-fly encryption and decryption for lower power consumption
- Low transmit current of 4.17mA at 0dbm at 3.3V
- Low receive current of 4.0mA at 3.3V
- Supports MBAN

#### **Bluetooth 5.2 Software Stack**

A Bluetooth 5.2 software stack is available for application developers to quickly add support to devices. The Arm Cordio<sup>®</sup>-B50 software stack is provided in library form and provides application developers access to Bluetooth technology without validation and development of a software stack. The Cordio-B50 software stack interfaces to the Bluetooth link layer running on dedicated hardware. The dedicated hardware for the stack enables the ultimate in power management for IoT applications. Cordio-B50 features the following:

- · C library for linking directly into an application development tool
- Change PHY support
  - Host selects the PHY it needs to use at any given time enabling long range or higher bandwidth only when required
    - Bluetooth LE 1M
    - Bluetooth LE Coded S = 2
    - Bluetooth LE Coded S = 8
    - Bluetooth LE 2M
- Bluetooth 5.2 advertising extension support for enabling next-generation Bluetooth beacons
  - · Larger packets and advertising channel offloading
  - · Packets up to 255 octets long
  - · Advertising packet chaining
  - · Advertising sets
  - · Periodic advertising
  - · High-duty cycle non-connectable advertising
  - Sample applications using standard profiles built on the Cordio-B50 software framework

#### **Comparators**

The ADC inputs can be configured as pairs and deployed as independent comparators with the following features:

- Comparison events can trigger interrupts
- Events can wake the CM4 from SLEEP, LPM, UPM, STANDBY, or BACKUP operating modes
- Can be active in all power modes

The instances and characteristics of the peripheral are shown in <u>Table 1</u>. Some instances may not be available in every package configuration; see the <u>Ordering Information</u> table for the specific instances available by part number.

## **Table 1. MAX32655 Comparator Instances**

PACKAGES				
81 CTBGA	51 WLP			
CMP0 (AIN0N/AIN0P) CMP1 (AIN1N/AIN1P) CMP2 (AIN2N/AIN2P) CMP3 (AIN3N/AIN3P)	CMP0 (AIN0N/AIN0P) CMP3 (AIN3N/AIN3P)			

### **Clocking Scheme**

Multiple clock sources can be selected as the system clock:

- Internal primary oscillator (IPO) at a nominal frequency of 100MHz
- Internal secondary oscillator (ISO) at a nominal frequency of 60MHz
- Configurable internal nano-ring oscillator (INRO) at 8kHz, 16kHz, or 30kHz
- External RTC oscillator at 32.768kHz (ERTCO)—external crystal required
- Internal baud rate oscillator at 7.3728MHz (IBRO)
- External square-wave clock up to 80MHz
- External RF oscillator at 32MHz (ERFO)—external crystal required
  - An internal kick-start circuit improves the ERFO startup time.

There are multiple external clock inputs:

- LPTMR0 and LPTMR1 can be clocked from unique external sources.
- SYS\_CLK can be derived from an external source.




Figure 8. 81 CTBGA Clocking Scheme Diagram




Figure 9. 51 WLP Clocking Scheme Diagram

## General-Purpose I/O (GPIO) and Special Function Pins

Most GPIO pins share both a firmware-controlled I/O function and one or more alternate functions associated with peripheral modules. Pins can be individually enabled for GPIO or peripheral special function use. Configuring a pin as a special function usually supersedes its use as a firmware-controlled I/O. Although this multiplexing between peripheral and GPIO functions is usually static, it can also be done dynamically. The electrical characteristics of a GPIO pin are identical whether the pin is configured as an I/O or special function, except where explicitly noted in the <u>Electrical Characteristics</u> tables.

Caution is needed since Port 3 (P3.0 and P3.1 device pins) is configured in a different manner from the above description.

In GPIO mode, pins are logically divided into ports of 32 pins. Each pin of a port has an interrupt function that can be independently enabled, and configured as a level- or edge-sensitive interrupt. All GPIOs of a given port share the same interrupt vector.

When configured as GPIO, all features can be independently enabled or disabled on a per-pin basis. The following features are provided:

- Configurable as input, output, bidirectional, or high impedance
- Optional internal pull-up resistor or internal pull-down resistor when configured as input
- Exit from low-power modes on rising or falling edge
- Selectable standard- or high-drive modes

Up to 52 GPIO pins are provided. The number of GPIOs varies by part package configuration; see the <u>Ordering</u> <u>Information</u> table for the number of GPIOs available by part number.

## Analog-to-Digital Converter (ADC)

The 10-bit sigma-delta ( $\Sigma$ - $\Delta$ ) ADC provides an integrated reference generator and a single-ended input multiplexer. The multiplexer selects an input channel from one of the eight external analog input signals (AIN0–AIN7) or the internal power supply inputs.

The reference for the ADC can be:

- Internal 1.22V bandgap
- V<sub>SSA</sub> analog supply

An optional feature allows samples captured by the ADC to be automatically compared against user-programmable high and low limits. Up to four channel limit pairs can be configured in this way. The comparison allows the ADC to trigger an interrupt (and potentially wake the CPU from a power mode) when a captured sample goes outside the preprogrammed limit range. The eight ADC inputs can be configured as pairs and deployed as independent comparators.

The ADC measures the following voltages:

- AIN[7:0] up to 3.3V
- V<sub>REGI</sub>
- V<sub>COREA</sub>
- V<sub>COREB</sub>
- V<sub>DDIOH</sub>
- V<sub>DDIO</sub>
- V<sub>TXOUT</sub>
- VRXOUT
- V<sub>DDA</sub>

See <u>Table 2</u> for details of instances of the ADC.

### Table 2. MAX32655 ADC External Inputs

PACKAG	ES	OPERATING MODES		
81 CTBGA	51 WLP	OPERATING MODES		
AIN0				
AIN1				
AIN2	AIN0	ACTIVE		
AIN3	AIN1	SLEEP		
AIN4	AIN6	LPM		
AIN5	AIN7	LFIVI		
AIN6				
AIN7				

### Single-Inductor Multiple-Output (SIMO) Switch-Mode Power Supply (SMPS)

The SIMO SMPS built into the device provides a monolithic power supply architecture for operation from a single lithium cell. The SIMO provides four buck regulator outputs that are voltage programmable. This architecture optimizes power consumption efficiency of the device and minimizes the bill of materials for the circuit design since only a single inductor/

capacitor pair is required.

### **Power Management**

#### **Power Management Unit (PMU)**

The PMU provides high-performance operation while minimizing power consumption. It exercises intelligent, precise control of power distribution to the CPUs and peripheral circuitry.

The PMU provides the following features:

- User-configurable system clock
- · Automatic enabling and disabling of crystal oscillators based on power mode
- Multiple power domains
- Fast wake-up of powered-down peripherals when activity detected

#### **ACTIVE Mode**

In this mode, the CM4 and the RV32 can execute application code and all digital and analog peripherals are available on demand. Dynamic clocking disables peripherals not in use, providing the optimal mix of high performance and low power consumption. The CM4 has access to all system SRAM. The RV32 has access to SRAM2 and SRAM3. Both the CM4 and the RV32 can execute from internal flash simultaneously. SRAM3 can be configured as an instruction cache for the RV32.

#### **SLEEP Mode**

This mode allows for lower power consumption operations than ACTIVE mode. The GPIO or any active peripheral can be configured to interrupt and cause a transition to ACTIVE mode. This mode consumes less power, but wakes faster because the clocks can optionally be enabled.

The device status is as follows:

- CM4 is in the Arm Cortex-M4 processor SLEEP mode.
- RV32 is asleep.
- Peripherals are on.
- Standard DMA is available for optional use.

#### **LOW POWER Mode (LPM)**

This mode is suitable for running the RV32 processor to collect and move data from enabled peripherals.

The device status is a follows:

- The CM4, SRAM0, and SRAM1 are in state retention.
- The RV32 can access the SPI, all UARTS, all timers, I<sup>2</sup>C, 1-Wire, pulse train engines, I<sup>2</sup>S, CRC, AES, TRNG, PCIF, and comparators, as well as SRAM2 and SRAM3. SRAM3 can be configured to operate as RV32 instruction cache.
- The transition from LOW POWER mode to ACTIVE mode is faster than the transition from BACKUP mode because system initialization is not required.
- The DMA can access flash.
- IPO can be optionally powered down.
- The following oscillators are enabled:
  - IBRO
  - ERTCO
  - INRO
  - ISO
  - ERFO

#### **MICRO POWER Mode (UPM)**

This mode is used for extremely low power consumption while using a minimal set of peripherals to provide wake-up capability.

The device status is a follows:

## MAX32655

# Low-Power, Arm Cortex-M4 Processor with FPU-Based Microcontroller and Bluetooth 5.2

- Both CM4 and RV32 are state retained. (System state and all SRAM is retained.)
- The GPIO pins retain their state.
- All non-UPM peripherals are state retained.
- IBRO can be optionally powered down.
- The following oscillators are powered down:
  - IPO
  - ISO
  - ERFO
- The following oscillators are enabled:
  - IBRO
  - ERTCO
  - INRO
- The following UPM peripherals are available for use to wake up the device:
  - LPUART0
  - WWDT1
  - · All four low-power analog comparators

## **STANDBY Mode**

This mode is used to maintain the system operation while keeping time with the RTC.

The device status is as follows:

- Both CM4 and RV32 are state retained. (System state and all SRAM is retained.)
- The GPIO pins retain their state.
- RTC is on.
- · All peripherals are state retained.
- The following oscillators are powered down:
  - IPO
  - ISO
  - IBRO
  - ERFO
- The following oscillators are enabled:
  - ERTCO
  - INRO

## **BACKUP Mode**

This mode is used to maintain the system RAM while keeping time with the RTC. The device status is as follows:

- CM4 and RV32 are powered off.
- SRAM0, SRAM1, SRAM2, and SRAM3 can be configured to be state retained as per Table 3.
- All peripherals are powered off.
- The GPIO pins retain their state.
- RTC is on.
- The following oscillators are powered down:
  - IPO
  - ISO
  - IBRO
  - ERFO
- The following oscillators are enabled:
  - ERTCO
  - INRO

**Table 3. BACKUP Mode SRAM Retention** 

RAM BLOCK	RAM SIZE
SRAM0	32KB + ECC
SRAM1	32KB
SRAM2	48KB
SRAM3	16KB

### **POWER DOWN Mode (PDM)**

This mode is used during product level distribution and storage.

The device status is as follows:

- The CM4 and RV32 are powered off.
- All peripherals and SRAM are powered down.
- All oscillators are powered down.
- 8 bytes of data are retained.
- Values in the flash are preserved.
- Voltage monitors are operational.

#### **Wake-up Sources**

The wake-up sources from the power modes are summarized in Table 4.

## Table 4. MAX32655 Wake-up Sources

OPERATING MODE	WAKE-UP SOURCE					
SLEEP	Any enabled peripheral with interrupt capability; RSTN					
LOW POWER (LPM)	SPI0, I <sup>2</sup> S, I <sup>2</sup> C, UARTs, timers, watchdog timers, wake-up timer, all comparators, RTC, GPIOs, RSTN, and RV32					
MICRO POWER (UPM)	All comparators, LPUART (where available), LPTMR0, LPTMR1, LPWDT0, RTC, wake-up timer, GPIOs, and RSTN					
STANDBY	RTC, wake-up timer, GPIOs, CMP0 (where available), and RSTN					
BACKUP	RTC, wake-up timer, GPIOs, CMP0 (where available), and RSTN					
POWER DOWN (PDM)	P3.0 and RSTN					

### Real-Time Clock (RTC)

An RTC keeps the time of day in absolute seconds. The 32-bit seconds register can count up to approximately 136 years and be translated to calendar format by application software.

The RTC provides a time-of-day alarm that is programmable to any future value between 1 second and 12 days. When configured for long intervals, the time-of-day alarm is usable as a power-saving timer, allowing the device to remain in an extremely low-power mode, but still awaken periodically to perform assigned tasks. A second independent 32-bit 1/4096 subsecond alarm is programmable with a tick resolution of 244µs. Both can be configured as recurring alarms. When enabled, either alarm can cause an interrupt or wake the device from most low-power modes.

The time base is generated by a 32.768kHz crystal or an external clock source that must meet the electrical/timing requirements in the *Electrical Characteristics* table. The RTC oscillator does not require external load capacitors.

The RTC calibration feature provides the ability for user software to compensate for minor variations in the RTC oscillator, crystal, temperature, and board layout. Enabling the SQWOUT alternate function outputs a timing signal derived from the RTC. External hardware can measure the frequency and adjust the RTC frequency in increments of  $\pm 127$ ppm with 1ppm resolution. Under most circumstances, the oscillator does not require any calibration.

## **Programmable Timers**

### 32-Bit Timer/Counter/PWM (TMR, LPTMR)

General-purpose, 32-bit timers provide timing, capture/compare, or generation of pulse-width modulated (PWM) signals with minimal software interaction.

The timer provides the following features:

- 32-bit up/down autoreload
- Programmable prescaler
- PWM output generation
- Capture, compare, and capture/compare capability
- · External pin multiplexed with GPIO for timer input, clock gating, or capture
- Timer output pin
- TMR0-TMR3 can be configured as two 16-bit general-purpose timers
- Timer interrupt

The instances and characteristics of the peripheral are shown in <u>Table 5</u>. Some instances and I/O functionality may not be available in every package configuration; see the <u>Ordering Information</u> table for the specific instances available by part number.

Table 5. MAX32655 Timer Instances

	REGISTER	OING! E	DUAL	OINOL E	DOWED				СГОСК	SOURCE		
INSTANCE	ACCESS NAME	SINGLE 32 BIT	16 BIT	SINGLE 16 BIT		PCLK	ISO	IBRO	INRO	ERTCO	LPTMR0 _CLK	LPTMR1 _CLK
TMR0	TMR0	Yes	Yes	No	ACTIVE, SLEEP, LPM	Yes	Yes	Yes	No	Yes	No	No
TMR1	TMR1	Yes	Yes	No	ACTIVE, SLEEP, LPM	Yes	Yes	Yes	No	Yes	No	No
TMR2	TMR2	Yes	Yes	No	ACTIVE, SLEEP, LPM	Yes	Yes	Yes	No	Yes	No	No
TMR3	TMR3	Yes	Yes	No	ACTIVE, SLEEP, LPM	Yes	Yes	Yes	No	Yes	No	No
LPTMR0	TMR4	No	No	Yes	ACTIVE, SLEEP, LPM, UPM	No	No	Yes	Yes	Yes	Yes	No
LPTMR1*	TMR5	No	No	Yes	ACTIVE, SLEEP, LPM, UPM	No	No	Yes	Yes	Yes	No	Yes

<sup>\*</sup> Available as an internal timer only on the 51-bump WLP. There is no external connection to this timer on the 51-bump WLP.

#### Watchdog Timer (WDT)

Microcontrollers are often used in harsh environments where electrical noise and electromagnetic interference (EMI) are abundant. Without proper safeguards, these hazards can disturb device operation and corrupt program execution. One of the most effective countermeasures is the WDT, which detects runaway code or system unresponsiveness.

The WDT is a 32-bit, free-running counter with a configurable prescaler. When enabled, the WDT must be periodically reset by the application software. Failure to reset the WDT within the user-configurable timeout period indicates that the

application software is not operating correctly and results in a WDT timeout. A WDT timeout can trigger an interrupt, system reset, or both. Either response forces the instruction pointer to a known good location before resuming instruction execution.

The windowed timeout period feature provides more detailed monitoring of system operation, requiring the WDT to be reset within a specific window of time.

The instances and characteristics of the peripheral are shown in <u>Table 6</u>. Some instances may not be available in every package configuration; see the <u>Ordering Information</u> table for the specific instances available by part number.

Table 6. MAX32655 Watchdog Timer Instances

INCTANCE NAME	DECISTED ACCESS NAME	POWER MODE	CLOCK SOURCE				
INSTANCE NAME	INSTANCE NAME REGISTER ACCESS NAME		PCLK	IBRO	INRO	ERTCO	
WDT0	WDT0	ACTIVE, SLEEP, LPM	Yes	Yes	No	No	
LPWDT0	WDT1	ACTIVE, SLEEP, LPM, UPM	No	Yes	Yes	Yes	

#### **Pulse Train Engine (PT)**

Multiple, independently-configurable pulse train generators can provide pulse-width modulation, a square wave, or a repeating pattern from 2 to 32 bits. Any single pulse train generator or desired group of pulse train generators can be synchronized at the bit level, allowing for multi-bit patterns.

The pulse train generators provide the following features:

- Independently enabled
- · Safe enable and disable for pulse trains without bit banding
- Multiple pin configurations allow for a flexible layout
- Pulse trains can be started/synchronized independently or as a group
- Frequency of each enabled pulse train generator is also set separately, based on a divide down (divide by 2, divide by 4, divide by 8, and so on) of the input pulse train module clock
- Input pulse train module clock can be optionally configured to be independent of the system AHB clock
- Multiple repetition options
  - Single shot (nonrepeating pattern of 2 to 32 bits)
  - Pattern repeats a user-configurable number of times or indefinitely
  - · Termination of one pulse train loop count can restart one or more other pulse trains

The instances and characteristics of the peripheral are shown in <u>Table 7</u>. Some instances may not be available in every package configuration; see the <u>Ordering Information</u> table for the specific instances available by part number.

Table 7. MAX32655 Pulse Train Instances

PACKAG	INSTANCE		
81 CTBGA	51 WLP	INSTANCE	
Yes	No	PT0	
Yes	No	PT1	
Yes	No	PT2	
Yes	No	PT3	

### Serial Peripherals

### I<sup>2</sup>C Interface (I2C)

The I<sup>2</sup>C interface is a bidirectional, two-wire serial bus that provides a medium-speed communications network. It can

operate as a one-to-one, one-to-many, or many-to-many communication medium. This interface supports Standard-mode, Fast-mode, and Fast-mode Plus I<sup>2</sup>C speeds. It provides the following features:

- Controller or target mode operation
  - Supports up to four different target addresses in target mode
- Supports standard 7-bit addressing or 10-bit addressing
- RESTART condition
- Interactive receive mode (IRXM)
- Transmitter FIFO preloading
- Support for clock stretching to allow slower target devices to operate on higher speed busses
- Multiple transfer rates
  - Standard-mode: 100kbps
  - · Fast-mode: 400kbps
  - Fast-mode Plus: 1000kbps
- Internal filter to reject noise spikes
- Receiver FIFO depth of 8 bytes
- Transmitter FIFO depth of 8 bytes

The instances and characteristics of the peripheral are shown in <u>Table 8</u>. Some instances may not be available in every package configuration; see the <u>Ordering Information</u> table for the specific instances available by part number.

## Table 8. MAX32655 I<sup>2</sup>C Instances

PACKAGES				
81 CTBGA	51 WLP			
12C0 12C1 12C2	I2C0			

### I<sup>2</sup>S Interface (I2S)

The I<sup>2</sup>S interface is a bidirectional, four-wire serial bus that provides serial communications for codecs and audio amplifiers compliant with the I<sup>2</sup>S Bus Specification, June 5, 1996. It provides the following features:

- Controller and target mode operation
- Selectable bits per word from 1 to 32
- Receive and transmit DMA support
- Word-select polarity control
- · First bit position selection
- Interrupts generated for FIFO status
- Receiver FIFO depth of 32 bytes
- Transmitter FIFO depth of 32 bytes

This peripheral may not be available in every package configuration; see the <u>Ordering Information</u> table for the specific instances available by part number.

#### Serial Peripheral Interface (SPI)

The SPI is a highly configurable, flexible, and efficient synchronous interface where multiple SPI devices can coexist on a single bus. The bus uses a single clock signal, multiple data signals, and one or more target select lines to address only the intended target device. The SPI operates independently and requires minimal processor overhead.

The provided SPI peripherals can operate in either target or controller mode and provide the following features:

- SPI modes 0, 1, 2, or 3 for single-bit communication
- 3- or 4-wire mode for single-bit target device communication
- Full-duplex operation in single-bit, 4-wire mode
- Dual and quad data modes supported
- Multiple target selects on some instances
- Multicontroller mode fault detection

- Programmable interface timing
- Programmable SCK frequency and duty cycle
- 32-byte transmit and receive FIFOs
- · Target select assertion and deassertion timing concerning leading/trailing SCK edge

The instances and characteristics of the peripheral are shown in <u>Table 9</u>. Some instances may not be available in every package configuration; see the <u>Ordering Information</u> table for the specific instances available by part number.

#### Table 9. MAX32655 SPI Instances

PACK	PACKAGE		TARGET SELECT		MAXIMUM FREQUENCY	MAXIMUM FREQUENCY	
81 CTBGA	51 WLP	INSTANCE	FURIMATS	LINES	CONTROLLER MODE (MHz)	TARGET MODE (MHz)	
Yes	_	SPI0	3-wire 4-wire	3	50 (Mode 0 and Mode 2) 25 (Mode 1 and Mode 3)	50 (Mode 0 and Mode 2) 25 (Mode 1 and Mode 3)	
Yes	_	SPI1	dual quad	1	25 (All SPI modes)	25 (All SPI modes)	
_	Yes	SPI0	3-wire 4-wire	3	50 (Mode 0 and Mode 2) 25 (Mode 1 and Mode 3)	50 (Mode 0 and Mode 2) 25 (Mode 1 and Mode 3)	
_	Yes	SPI1	dual	2	25 (All SPI modes)	25 (All SPI modes)	

### **UART (UART, LPUART)**

The universal asynchronous receiver-transmitter (UART, LPUART) interface supports full-duplex asynchronous communication with optional hardware flow control (HFC) modes to prevent data overruns. If HFC mode is enabled on a given port, the system uses two extra pins to implement the industry-standard request to send (RTS) and clear to send (CTS) flow control signaling. Each instance is individually programmable.

- 2-wire interface or 4-wire interface with flow control
- 8-byte send/receive FIFO
- Full-duplex operation for asynchronous data transfers
- Interrupts available for frame error, parity error, CTS, Rx FIFO overrun, and FIFO full/partially full conditions
- Automatic parity and frame error detection
- Independent baud-rate generator
- · Programmable 9th-bit parity support
- Multidrop support
- Start/stop bit support
- Hardware flow control using RTS/CTS
- Two DMA channels can be connected (read and write FIFOs)
- Programmable word size (5 bits to 8 bits)

The instances and characteristics of the peripheral are shown in <u>Table 10</u>. Some instances may not be available in every package configuration; see the <u>Ordering Information</u> table for the specific instances available by part number.

## Table 10. MAX32655 UART Instances

PACK	AGE	INSTANCE REGISTER ACCESS HARDWARE FLO		HARDWARE FLOW	POWER MODE	CLOCK SOURCE			
81 CTBGA	51 WLP	NAME	NAME	CONTROL	POWER MODE	PCLK	IBRO	ERTCO	
Yes	Yes	UART0	UART0	Yes	ACTIVE, SLEEP, LPM	Yes	Yes	No	
Yes	No	UART1	UART1	Yes	ACTIVE, SLEEP, LPM	Yes	Yes	No	

## Table 10. MAX32655 UART Instances (continued)

PACK	AGE	INSTANCE	NSTANCE REGISTER ACCESS HARDWARE FL		POWER MODE	CLOCK SOURCE			
81 CTBGA	51 WLP	NAME	NAME	CONTROL	POWER WODE	PCLK	IBRO	ERTCO	
Yes	No	UART2	UART2	81 CTBGA only	ACTIVE, SLEEP, LPM	Yes	Yes	No	
Yes	Yes	LPUART0	UART3	No	ACTIVE, SLEEP, LPM	No	Yes	Yes	
					UPM	No	No	Yes	

#### 1-Wire Controller (OWM)

Analog Devices' 1-Wire bus consists of one signal that carries data and also supplies power to the target devices and a ground return. The bus controller communicates serially with one or more target devices through the bidirectional, multidrop 1-Wire bus. The single-contact serial interface is ideal for communication networks requiring minimal interconnection.

The provided 1-Wire controller supports the following features:

- Single contact for control and operation
- Unique factory identifier for any 1-Wire device
- Multiple device capability on a single line

The OWM supports both standard (15.6kbps) and overdrive (110kbps) speeds.

#### **Standard DMA Controller**

The standard DMA controller allows automatic one-way data transfer between two entities. These entities can be either memories or peripherals. The transfers are done without using CPU resources. The following transfer modes are supported:

- 4-channel
- Peripheral to data memory
- Data memory to peripheral
- Data memory to data memory
- Event support

All DMA transactions consist of an AHB burst read into the DMA FIFO, followed immediately by an AHB burst write from the FIFO.

The MAX32655 provides one instance of the standard DMA controller.

### Security

#### **AES**

The dedicated hardware-based AES engine supports the following algorithms:

- AES-128
- AES-192
- AES-256

The AES keys are automatically generated by the engine and stored in dedicated flash to protect against tampering. Key generation and storage is transparent to the user.

#### **True Random Number Generator (TRNG)**

The device provides a non-deterministic entropy source that can be used to generate cryptographic seeds or strong encryption keys as part of an overall framework for a secure customer application.

Software can use random numbers to trigger asynchronous events that add complexity to program execution to thwart

replay attacks or key search methodologies.

#### **CRC Module**

A cyclic redundancy check (CRC) hardware module provides fast calculations and data integrity checks by application software. It supports a user-defined programmable polynomial up to 32-bits. Direct memory access copies data into the CRC module so that CRC calculations on large blocks of memory are performed with minimal CPU intervention. Examples of common polynomials are depicted in <u>Table 11</u>.

**Table 11. Common CRC Polynomials** 

ALGORITHM	POLYNOMIAL EXPRESSION
CRC-32-ETHERNET	$x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^{8} + x^{7} + x^{5} + x^{4} + x^{2} + x^{1} + x^{0}$
CRC-CCITT	$x^{16} + x^{12} + x^{5} + x^{0}$
CRC-16	x <sup>16</sup> + x <sup>15</sup> + x <sup>2</sup> + x <sup>0</sup>
USB DATA	x <sup>16</sup> + x <sup>15</sup> + x <sup>2</sup> + x <sup>0</sup>
PARITY	x <sup>1</sup> + x <sup>0</sup>

#### **Secure Communications Protocol Bootloader (SCPBL)**

The MAX32655 does not support an SCPBL. The user must use SWD to load software for execution.

#### **Secure Boot**

On devices that support Secure Boot, the device performs a secure boot to confirm that the root of trust has not been compromised. Following every reset and exit from certain low-power modes, the secure boot verifies the digital signature of the program memory to confirm it has not been modified or corrupted, ensuring the trustworthiness of the application software. Failure to verify the digital signature transitions the device to safe mode, which prevents execution of the customer code. During the development phase, the bootloader can be reactivated and a new, trusted program memory loaded. Refer to the <u>MAX32655 User Guide</u> for more details.

#### Debug and Development Interface (SWD, JTAG)

The serial wire debug (SWD) interface is used for debugging the CM4 and loading software for both the CM4 and the RV32. The JTAG interface is provided for debugging the RV32. All devices in mass production have the debugging/development interface enabled.

## **Applications Information**

## **Bypass Capacitors**

The proper use of bypass capacitors reduces noise generated by the IC into the ground plane. The <u>Pin Descriptions</u> table indicates which pins should be connected to bypass capacitors, and the appropriate ground plane.

It is recommended that one instance of a bypass capacitor should be connected to each pin/ball of the IC package. For example, if the <u>Pin Descriptions</u> table shows four device pins associated with voltage supply A, a separate capacitor should be connected to each pin for a total of four capacitors.

Capacitors should be placed as close as possible to their corresponding device pins. Pins which recommend more than one value of capacitor per pin should place them in parallel with the lowest value capacitor first, closest to the pin.

### **RTC Crystal Guidelines**

The internal low-power RTC oscillator minimizes power consumption and maximizes battery life. The RTC crystal must be designed to reach its nominal frequency with 6pF (called  $C_L$  or  $C_{L\_XTAL}$  in the <u>Electrical Characteristics</u> table) of load capacitance. Crystals designed for values of  $C_{L\_XTAL}$  greater than 6pF are not supported. Note that crystal load capacitors are electrically in series across the crystal, so the correct value of total pad and trace capacitance for a "6pF crystal" is 12pF per terminal. The RTC in this part includes integrated load capacitors. External load capacitors are not required for RTC operation.

A digital trim feature can compensate for RTC inaccuracies of up to ±127ppm when compared against an external reference clock. Refer to the <u>MAX32655 User Guide</u> for details.

Although they are not required, customers can also tune the clock using external load capacitors. Final C values must be determined after the PCB layout is complete. However, the low-power design of the RTC oscillator imposes a maximum of 12pF ( $C_{PAD} + C_{STRAY} + C_{L}$   $\chi_{TAL}$ ) total per pin.

### **Device PCB Power Connectivity**

The <u>Table 12</u> depicts the power supply device pin connections for any design to be made at the PCB level. No external components can be connected to the  $V_{REGO\ X}$  regulator outputs. Doing so will cause excessive loading during low-power operating modes, leading to possible device resets. An external 1.8V supply must bias external components operating at the  $V_{DDIO}$  voltage.

**Table 12. Device PCB Power Connectivity** 

DEVICE PIN	CONNECTION
V <sub>REGI</sub>	Battery
$V_{DDA}$	V <sub>REGO_</sub> A
V <sub>DDIO</sub>	V <sub>REGO_</sub> A
V <sub>DDIOH</sub>	$V_{REGI}$
BLE_LDO_IN	V <sub>REGO_D</sub>
V <sub>COREA</sub>	V <sub>REGO_C</sub>
V <sub>COREB</sub>	V <sub>REGO_B</sub>
V <sub>BST</sub>	LXB through a 3.3nF capacitor
LXA	LXB through a 2.2µH inductor

## **V<sub>REGI</sub>** Design Considerations

The internal SIMO regulator requires one minimum  $22\mu F$  capacitor between  $V_{REGI}$  and  $V_{SSPWR}$ . Larger capacitance values improve decoupling for the SIMO regulator and reduce current peaks drawn from the battery.

Place the capacitor as close as possible to the pin shown in <u>Table 13</u>. The ESR/ESL of the input capacitor should be very low (i.e.,  $\leq 5m\Omega + \leq 500pH$ ) for frequencies up to 2MHz. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

## Table 13. MAX32655 V<sub>REGI</sub> Capacitor Placement Priority

PACKAGE	PLACEMENT
81 CTBGA	C9
51 WLP	H4

Proper operation requires low inductance routing and minimization of the loop area between  $V_{REGI}$ , the capacitor, and the  $V_{SSPWR}$  ground plane.

### **Transmitted Spurious Emissions**

Various local regulatory agencies can impose limits on transmitted spurious emissions. At maximum output power of +5.5dbm, compliance with local regulations can require either an antenna with at least 6dB rejection at the 7.2GHz third harmonic or the use of a lowpass filter network between the device RF port and antenna. The MAX32655 is designed with an on-chip matching network providing a  $50\Omega$  impedance at the ANT device pin. Filter design must match this impedance for best efficiency.

## **Typical Fixed Current Consumption Temperature Variance**

#### **ACTIVE Mode**

## **Table 14. Fixed V<sub>REGI</sub> Current Consumption ACTIVE Mode**

PARAMETER	SYMBOL	CONDITIONS		UNITS				
		CONDITIONS		25°C	55°C	85°C	105°C	UNITS
V <sub>REGI</sub> Current, ACTIVE Mode	I <sub>REGI_FACT</sub>	Fixed, IPO enabled, ISO disabled, total current into $V_{REGI}$ pin, $V_{REGI}$ = 3.0V, $V_{COREA}$ = 1.0V, $V_{COREB}$ = 0.81V; CM4 in ACTIVE mode 0MHz, RV32 in ACTIVE mode 0MHz; ECC disabled; inputs tied to $V_{SS}$ or $V_{DDIO}$ , or $V_{DDIOH}$ ; outputs source/sink 0mA	506	570	659	840	1103	μΑ

#### **SLEEP Mode**

## **Table 15. Fixed V<sub>REGI</sub> Current Consumption SLEEP Mode**

PARAMETER	SYMBOL	CONDITIONS		UNITS				
	STWIDOL	COMBITIONS		25°C	55°C	85°C	105°C	ONITS
V <sub>REGI</sub> Current, SLEEP Mode	I <sub>REGI_FSLP</sub>	Fixed, IPO enabled, ISO disabled, total current into V <sub>REGI</sub> pin, V <sub>REGI</sub> = 3.0V; V <sub>COREA</sub> = 1.0V, V <sub>COREB</sub> = 0.81V, CM4 and RV32 in SLEEP mode 0MHz operation; ECC disabled; inputs tied to V <sub>SS</sub> , V <sub>DDIO</sub> or V <sub>DDIOH</sub> ; outputs source/sink 0mA	506	570	659	840	1103	μА

#### **STANDBY Mode**

## Table 16. Fixed V<sub>REGI</sub> Current Consumption STANDBY Mode

PARAMETER	SYMBOL	CONDITIONS		UNITS				
	STWIDOL	CONDITIONS	-40°C	25°C	55°C	85°C	105°C	UNITS
V <sub>REGI</sub> Current, STANDBY Mode	I <sub>REGI_STBY</sub>	Fixed, total current into $V_{REGI}$ pin, $V_{REGI}$ = 3.0V, $V_{COREA}$ = 1.0V, $V_{COREB}$ = 0.81V; inputs tied to $V_{SS}$ or $V_{DDIO}$ , or $V_{DDIOH}$ ; outputs source/sink 0mA	1.2	2.1	4.6	12	25	μА

#### **BACKUP Mode**

## **Table 17. Fixed V<sub>REGI</sub> Current Consumption BACKUP Mode**

PARAMETER SYMBOL CONDITIONS	TYPICAL	UNITS
-----------------------------	---------	-------

**Table 17. Fixed V<sub>REGI</sub> Current Consumption BACKUP Mode (continued)** 

			-40°C	25°C	55°C	85°C	105°C	
V <sub>REGI</sub>		Fixed, total current into $V_{REGI}$ pin, $V_{REGI}$ = 3.0V, $V_{COREA}$ = 1.0V, $V_{COREB}$ = 0.81V; RTC disabled; inputs tied to $V_{SS}$ or $V_{DDIO_i}$ or $V_{DDIOH}$ ; outputs source/sink 0mA. All SRAM retained.	0.96	1.6	3.4	9.1	19.3	
BACKUP Mode	REGI_BK	Fixed, total current into $V_{REGI}$ pin, $V_{REGI}$ = 3.0V, $V_{COREA}$ = 1.0V, $V_{COREB}$ = 0.81V; RTC disabled; inputs tied to $V_{SS}$ or $V_{DDIO}$ , or $V_{DDIOH}$ ; outputs source/sink 0mA; No SRAM retained.	0.88	0.98	1.6	5	10.7	μА

## **Ordering Information**

PART	UART	SPI	ľC	PULSE TRAINS	EXT. ADC INPUTS/ COMPARATORS	LPUART	I²S	GPIO	OPTIONALLY ENABLED SECURE BOOT	PIN- PACKAGE
MAX32655GXG+	4	2 x quad	3	4	8/4	1	1	52	Yes	81 CTBGA 8mm x 8mm, 0.8mm pitch
MAX32655GXG+T	4	2 x quad	3	4	8/4	1	1	52	Yes	81 CTBGA 8mm x 8mm, 0.8mm pitch
MAX32655GWJ+	1	2 x dual	1	0	4/2	1	0	23	Yes	51 WLP 3.09mm x 3.09mm, 0.35mm pitch
MAX32655GWJ+T	1	2 x dual	1	0	4/2	1	0	23	Yes	51 WLP 3.09mm x 3.09mm, 0.35mm pitch

All packages contain one RTC, CRC, OWM, TRNG, I2S, two WDT, and Bluetooth 5.2;

UART = Universal Asynchronous Receiver-Transmitter; SPI = Serial Peripheral Interface;

TMR = Timer; I<sup>2</sup>C = Inter-IC; ADC = Analog-to-Digital Converter; LPUART = Low-Power UART;

I<sup>2</sup>S = Inter-IC Sound; GPIO = General-Purpose Input/Output; RTC = Real-Time Clock;

CRC = Cyclic Redundancy Check; OWM = 1-Wire Controller; TRNG = True Random Number Generator

<sup>+</sup> Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel. Full reel.

## **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	8/20	Release for intro	_
1	9/21	Added 63 WLP Pin Configuration, Pin Descriptions, and Package Information. Updated the Electrical Characteristics and Ordering Information.	1, 7, 11, 32–36, 41, 52
2	11/21	Removed 63 WLP package and replaced with 60 WLP in Pin Configuration, Pin Descriptions, Package Information, General Description, and Detailed Description. Updated Ordering information to reflect package change to MAX32655GWY+ and MAX32655GWY+T.	1, 7, 32–36, 38, 41, 42, 46–49, 52
3	11/23	Added guidelines for RTC crystal, clarified RSTN causes a system reset, removed the requirement for 32KIN/32KOUT capacitors. Removed 60 WLP package information. Replaced all references to Master/Slave with Controller/Target. Updated the Simplified Block Diagram. Updated Electrical Characteristics for revision B silicon. Updated Pin Description for 81 CTBGA package. Updated the Clocking Scheme Diagram for 81 CTBGA package. Removed description of the Dynamic Voltage Scaling. Removed support for High-Speed I <sup>2</sup> C. Updated Detailed Description. Updated Ordering Information.	1, 2, 7–13, 16–18, 20–24, 29–51
4	1/24	Added 51 WLP package information.	1, 7–9, 35–40, 41, 42, 44, 45, 49–57

