



# Am2971A

## Enhanced Programmable Event Generator (PEG)<sup>TM</sup>

Advanced  
Micro  
Devices

### DISTINCTIVE CHARACTERISTICS

- Generates arbitrarily defined output sequences on 12 parallel outputs
- Timing resolution down to 10 ns
- Internal frequency-multiplying Phase-Locked Loop (PLL)
- Crystal-controlled on-chip oscillator
- Programmable trigger polarity and STOP function


### GENERAL DESCRIPTION

The PEG is a versatile source of 12 simultaneous timing sequences. It can act as a digital substitute for multiple tapped delay lines or as a general-purpose user-programmable waveform generator.

Timing is derived from an external TTL source or an on-chip crystal oscillator, combined with an on-chip pro-


grammable frequency-multiplying PLL and clock divider. This achieves excellent timing resolution, down to 10 ns, from low-cost stable frequency sources of 10 MHz or less. The PEG uses platinum-silicide fuse technology and is programmed similar to any other AMD PROM.

### BLOCK DIAGRAM




05280-001A

CONNECTION DIAGRAMS




05280-002A



05280-003A

\* Top View, JEDEC type-C package (NC = No Connection)

LOGIC SYMBOL



Approximate Gate Count: 100

Die Size: 0.173" x 0.257"

05280-004A


THERMAL CHARACTERISTICS

	24-pin Ceramic DIP	44-pin Ceramic LCC	Unit
$\theta_{JC}$ Max.	11	15	$^{\circ}\text{C/W}$
$\theta_{JA}$ Max.	49	75	$^{\circ}\text{C/W}$

**ORDERING INFORMATION**  
**Standard Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. **Device Number**
- b. **Speed Option (if applicable)**
- c. **Package Type**
- d. **Temperature Range**
- e. **Optional Processing**



Valid Combinations	
AM2971A	DC, LC, XC

**Valid Combinations**


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## MILITARY ORDERING INFORMATION

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:

- a. **Device Number**
- b. **Speed Option (if applicable)**
- c. **Package Type**
- d. **Temperature Range**
- e. **Optional Processing**



Valid Combinations	
AM2971A	/BJA, /BUA

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations.

#### Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

---

## PIN DESCRIPTION

**A<sub>0</sub>–A<sub>2</sub>**

### Addresses (Inputs)

These three bits access the Start Address Generator which contains eight user-programmed start locations. Each cycle starts at the location pointed to by the Start Address Generator word selected by the A<sub>0</sub>–A<sub>2</sub> inputs. In the Program Mode, these inputs are unused and may be allowed to float.

### CLK/X<sub>1</sub> and X<sub>2</sub>

#### Clock/Crystal (Input/Output)

A TTL-level clock may be applied to the CLK/X<sub>1</sub> input, with the X<sub>2</sub> output left floating, or an AT-cut parallel resonant crystal may be connected between these two pins.

### CLKOUT

#### Output Clock (Output)

CLKOUT is a clock output pin which may be used for system reference. The output frequency for CLKOUT (f<sub>o</sub>) is fuse-programmable to be either 0.5, 1, or 2 times the input frequency. This output is not valid in the Bypass Mode. In the Program Mode a high-voltage pulse is applied to CLKOUT to blow selected fuses.

### FLTR

#### Filter

This pin is used to connect a 0.47-μF filter capacitor between the Phase-Locked Loop and ground when an external crystal is used or the PLL is selected. When clocking the PEG with an external TTL source greater than 10 MHz in the Bypass Mode, this pin should be tied LOW.

---

## FUNCTIONAL DESCRIPTION

The leading edge of the trigger pulse (polarity is fuse-programmable) causes the continuously running internal clock to step through the on-chip PROM addresses, starting at one of eight fuse-programmed locations selected by the A<sub>0–2</sub> inputs.

Each addressed PROM location generates a fuse-programmed 12-bit pattern on the T<sub>0–11</sub> outputs, and internally generates the fuse-programmable next PROM address as well as a fuse-programmable STOP bit, if desired. Since there is no program counter, there is an almost infinite number of ways of programming the PEG for any desired output pattern. The user will most likely choose an ascending address sequence, but this is only one of many arbitrary choices.

The address sequence can loop but cannot execute conditional jumps.

The sequence of operations stops either as a result of the trailing edge of the trigger pulse (if so enabled by a fuse) or by the programmable STOP bit. A new se-

See Figure 8 for proper device decoupling with the PLL Bypassed.

### T<sub>0</sub>–T<sub>11</sub>

#### Timing Outputs (Outputs; Active HIGH)

These are the twelve timing outputs which follow a user-programmed timing pattern. They are registered for glitch-free operation. In the Program and Verify Modes, T<sub>0</sub>–T<sub>10</sub> function as address inputs to access each individual fuse. T<sub>0</sub>–T<sub>5</sub> serve as Row Address inputs, and T<sub>6</sub>–T<sub>10</sub> serve as Column Address inputs (see Table 6). After power-up, these outputs are all LOW. T<sub>11</sub> functions as data input in the Program Mode and as data output in the Verify Mode.

### TRIG

#### Trigger (Input)

The timing cycle of the PEG can be started by either the rising or falling edge of the start (TRIG) pulse; the polarity is defined as a fuse option (fuse #621) in the TRIGGER POLARITY block. The trailing edge of the start (TRIG) pulse stops the timing sequence if the STOP TRIG fuse (fuse #622) is left unprogrammed (0).

## POWER, GROUND

### TTL/PLL Power Pair

There are two sets of V<sub>CC</sub> and ground pins. One power pair is used by the PLL (Phase-Locked Loop) and the internal ECL circuitry. The other power pair is used by the remainder of the chip (TTL). Surface-mount packages have additional supply connections. All power and grounds must be connected regardless of mode of operation.

---

quence can only be started after the previous sequence has stopped.

The internal clock frequency, f<sub>c</sub> (see Operational Description for an explanation of all internal and external signal frequencies), is derived from and is proportional to the frequency on the X<sub>1</sub> input, which is either an external TTL signal or the resonant frequency of a crystal connected between X<sub>1</sub> and X<sub>2</sub>. Controlled by programmable fuses, the frequency on X<sub>1</sub> is either used directly or is first multiplied by a factor of 1.25, 2.5, 5, or 10 to generate the internal clock frequency. A clock output is available; its frequency (fuse-programmable) is either half, double, or equal to the frequency on X<sub>1</sub>. This output is not valid in the Bypass Mode.

## Operational Description

### Frequency Definitions

To avoid confusion, the definitions of the various frequencies associated with the PEG are given below:

- $f_i$  = This is the user's Input Frequency into the CLK/ $X_1$  pin.
- $f_o$  = This is the PEG's Output Frequency at the CLKOUT pin. A CLKOUT signal is valid only when the PLL is used.
- $f_c$  = This is the Internal Clock Frequency, which is gated into the event generator state machine. When a timing sequence has been stopped, there is no  $f_c$ .
- $f_A$  = This is the Internal Altered Input Frequency, which is equivalent to  $f_c$  in value. This frequency is always generated, but it is not gated to the state machine (thus becoming  $f_c$ ) unless a sequence is started.
- $f_{PLL}$  = This is the Phase-Locked Loop Frequency ( $f_i \times 5$  or  $f_i \times 10$ ).

## TRIG-to-Output Delay

Operation of the PEG is initiated by a transition (of programmed polarity) on the TRIG input. This transition starts a series of internal events which lead to the clocking of the  $T_0$ – $T_{11}$  output registers and to programmed changes on these outputs.

There are two possible conditions:

If the TRIG transition is synchronous with the frequency on  $X_1$  (i.e.,  $X_1$  is a TTL clock signal and TRIG is synchronized with it), then the TRIG-to-output delay can be well-controlled, but the designer must analyze the timing and programming relationship carefully, as described below.

In the more normal case where TRIG is asynchronous to the frequency on  $X_1$ , the TRIG-to-output delay can be described very simply, but has an unavoidable uncertainty of one internal clock period.

## Trigger Asynchronous

### Start Delay

The delay from the active trigger edge to the first possible change of output pattern on  $T_0$ – $T_{11}$  is the sum of:

- 1) Propagation delays in the trigger circuit plus output driver,
- 2) Up to one clock period of  $f_A$  due to the asynchronous relationship between TRIG and  $f_A$ , and
- 3) One clock period of  $f_A$  (used internally to prevent metastable operation).

### Stop Delay

A timing sequence can be stopped either by the trailing edge of the start (TRIG) pulse (if so enabled by leaving

fuse #622 unprogrammed) or by a programmed STOP bit in the Next Address/Event Generator fuse block.

The timing sequence stops when it detects either or both of these conditions. If stopped by a programmed STOP bit, the outputs remain at the level that is programmed in the same address location as the STOP bit. If stopped from the TRIG input, there is a delay equivalent to the starting delay.

## Trigger Synchronous

### Detailed Analysis of the Start and Stop Timing Sequences

The operation of the TRIG function can best be described by a synchronous state machine which uses  $f_A$  as the clock. All transitions occur on the rising clock edge. Figure 1 is the state diagram, Figure 2 the equivalent timing diagram. The state diagram uses the terms "active" and "inactive" edges of TRIG, since the actual polarity of TRIG is user-programmable.

State A is the idle state, after a reset or after operation has stopped for more than two periods of  $f_A$ . In state A, Select and  $f_c$  are HIGH (i.e., the Next Address/Event Generator PROM is addressed from the Start Address Generator PROM), but the output registers are not clocked; they retain their previous value.


When TRIG goes active, the next rising edge of  $f_A$  forces the state machine into state B and causes  $f_c$  to be equal to  $f_A$ . The output registers are still not clocked.

The next rising edge of  $f_A$  forces the state machine into state C, clocks the output from the Next Address/Event Generator PROM into the output register and forces Select LOW. Subsequent cycles use the registered "next address" output as an address to the Next Address/Event Generator PROM. State C lasts until a STOP condition is encountered.

When a STOP condition is encountered, the next rising edge of  $f_c$  forces the state machine into state D. If TRIG goes active while the state machine is in state D, the next rising edge of  $f_A$  will cause it to go to state B; otherwise it will go to state A.


The shortest possible sequence is A-B-C-D-A, staying one  $f_A$  period in states B, C, D.

The fastest possible retrigger goes C-D-B-C, staying one  $f_A$  period in states D and B, at frequencies below 50 MHz. At frequencies greater than 50 MHz, the PEG will stay two clock periods in state D.



05280-005A

Figure 1. State Machine Diagram



05280-006A

Figure 2. State Machine Timing (Bypass Mode)

## Start And Stop Timing Synchronous With $f_i$

The following paragraphs describe in detail the timing relationship and requirements between TRIG and the output changes on  $T_0$ – $T_{11}$ , provided that TRIG is synchronous with  $f_i$ .

### Bypass Mode ( $f_c = f_i$ )

TRIG must change from inactive to active for a specified setup time before the rising edge on  $X_1$  and must stay active at least until 5 ns after the next subsequent rising edge on  $X_1$ . If the inactive-going edge of TRIG is programmed as a STOP condition, the shortest legitimate TRIG pulse will cause the state machine to cycle from state A to B to C to D, clocking the output register twice (first with the code accessed by the start address, then with the code accessed by the "next address" bits). If TRIG lasts additional  $X_1$  clock periods, the state machine will spend this additional time in state C and the PEG will step through more codes.

### PLL x5 or x10 Mode

When the  $f_{PLL}$  output is used as  $f_A$ , either 5 or 10 internal

clock cycles occur for every  $f_i$  clock cycle. Since  $f_A$  is phase-synchronized to the rising edge of  $X_1$ , the timing analysis is very similar to the previous one, with  $f_A$  substituted for periods on  $X_1$ . The setup times associated with  $f_i$  also apply to  $f_A$ , since  $f_A$  is in phase with  $f_i$ . If the TRIG setup time with respect to  $X_1$  exceeds one  $f_{PLL}$  period, then the state machine may trigger on the earlier internal clock. Because of the spread of guaranteed device parameters, an uncertainty is introduced. Thus, using the "STOP-from-TRIG" feature to generate a predetermined number of output sequences could result in an incorrect number of transitions (either more or less).

### +2 or +4 Mode

In this mode the rising transitions of  $f_A$  are no longer uniquely related to the rising transitions of  $f_i$  or  $f_{PLL}$ , since the +2 counter can be in either of two starting states and the +4 counter can be in any one of four possible starting states.

The START and STOP sequences, therefore, have an additional unpredictable delay of either a 0 or 1/2 period of  $f_A$  (if +2 is chosen), or either a 0, 1/4, 1/2, or 3/4 period of  $f_A$  (if +4 is chosen).




Figure 3. PLL Mode

05280-007A




Figure 4. +2 Mode

05280-008A




Figure 5. +4 Mode

05280-009A

## Output Skew and Jitter

The twelve timing waveform outputs ( $T_0$ – $T_{11}$ ) are synchronized internally in an output register in order to minimize output skew.

The guaranteed maximum value for the remaining skew is specified by parameters 6–10 in the Switching Characteristics Table (depending upon the PEG version used and the number and type of transitions).

See Switching Characteristics for tighter skew specifications of certain outputs. More closely matched outputs should be used for more critical timing.

Any oscillator, and especially a Phase-Locked Loop, exhibits a certain amount of jitter — random phase modulation of the internal clock. Such jitter affects all outputs together (synchronously).

Jitter is typically less than  $\pm 1.0$  ns for the ceramic DIP and Flatpack, and less than  $\pm 0.5$  ns for the LCC package.

## Output Event Resolution

Each of the twelve timing waveform outputs ( $T_0$ – $T_{11}$ ) can be programmed to change on any rising edge of the internal clock frequency ( $f_c$ ), with the following restrictions:

The Am2971A has a maximum operating frequency of 100 MHz with a TTL source, all outputs in use. An output resolution of 10 ns for transitions of the same output or between transitions of different outputs is obtainable when a maximum of nine outputs (any nine) are switched simultaneously. If more than nine outputs are used, resolution within the same output is 20 ns, and 10 ns between outputs. If a crystal is used to clock the Am2971A, all outputs may be used, but only six outputs (any six) can be programmed to switch simultaneously. The output resolution with six outputs switching can be 10 ns within or between outputs. At internal frequencies less than 85 MHz, there are no programming restrictions (all outputs can switch simultaneously).



**Table 1. Output Resolution  
(Between Successive Transitions of the Same Output)**

Number of outputs switching simultaneously		12, 11, 10	9, 8, 7	6, 5, 4, 3, 2, 1
TTL Clock Source	PLL	20 ns	10 ns	10 ns
	Bypass			
Crystal Clock Source		Not Allowed	Not Allowed	10 ns

### Oscillator

The Am2971A contains an inverting linear amplifier which can be used as a crystal oscillator. Various types of crystals are available, and the manufacturers' literature should be consulted to determine the appropriate type.

Crystal frequency varies with load capacitance. It is therefore important to match the load specified by the crystal manufacturer for a standard crystal (usually 32 pF), or to specify the load when ordering a special crystal.

The circuit of a typical 1st-harmonic oscillator is shown in Figure 6. The crystal load is comprised of the two 68-pF capacitors effectively in series. This 34 pF approximates the standard 32-pF crystal load. If a closer match is required, one of the capacitors should be replaced with a parallel combination of a fixed capacitor and a trimmer.

A typical crystal specification for use in this circuit is:

Frequency Range: 2–20 MHz

Resonance:  $\Delta$ T, Parallel Resonant Mode

Load: 32 pF

Stability: to match system requirements

In order to eliminate stray pick-up, it is good practice to ground the case of the crystal and to keep all connections as short as possible.


At fundamental frequencies below 6 MHz, the crystal might accidentally operate in 3rd-harmonic mode. To prevent this, a resistor should be added in series with the X<sub>2</sub> pin as shown in the circuit diagram (Figure 6).

The resistor value should equal the impedance of C:

$$R = XC = \frac{1}{2\pi f \cdot C} = \frac{2342 \, \Omega}{f(\text{MHz})} \quad \text{Example: } R = 390 \, \Omega \text{ for 6 MHz}$$


### Design Considerations

- 1) Oscillator external connections must be less than 1" long—wirewrap is not recommended.
- 2) V<sub>CC</sub> and GND connections to power plane should be less than 1/2" long.
- 3) Effective supply decoupling over a broad frequency range is mandatory (Reference Figures 7 and 8).




05280-010A

**Figure 6. Am2971A Crystal Oscillator Circuit**



05280-011A

**Figure 7. Am2971A Recommended Layout and Decoupling (Crystal Input)**



05280-014A

**Figure 8. PEG Decoupling With PLL Bypassed**

### Bypass Mode Decoupling

When using the PEG with a direct TTL source above 10 MHz with the PLL bypassed, the decoupling shown in Figure 8 is mandatory.

The decoupling of the FLTR (filter) pin is necessary at frequencies higher than 10 MHz because the PLL will attempt to lock onto the incoming clock signal at CLK/X<sub>1</sub>. This can cause anomalies in device operation and increase device jitter. Grounding the FLTR pin will isolate the PLL from the incoming clock and permit proper operation of the PEG.

## PROGRAMMING

### JEDEC Fuse Map

Table 6 shows the JEDEC fuse map and describes the

fuse-addressing mechanism. For programming purposes the fuses are addressed by using T<sub>0</sub>–T<sub>10</sub> as inputs.

Each of the 622 fuses is addressed individually and programmed (output HIGH) or left unprogrammed (output LOW) by the equivalent level on T<sub>11</sub>.

The fuses are addressed by a row/column matrix:

Input signals on pins T<sub>0</sub>–T<sub>5</sub> define the row (T<sub>0</sub> = LSB, T<sub>5</sub> = MSB).

Input signals on pins T<sub>6</sub>–T<sub>10</sub> define the column (T<sub>6</sub> = LSB, T<sub>10</sub> = MSB).

(Table 6 uses decimal notation for rows and columns. Note that there is no direct relationship between the row and column addresses and the fuse number. The fuse number is only used to refer to a particular fuse.)

**In the Next Address/Event Block**, each row describes the fuses used in one event. The bits accessed by columns 0 to 4 represent the Next Address column (address 0 accesses the LSB of the next address), the bits accessed by columns 5 through 16 represent the 12 output levels (column address 5 accesses the bit that uses  $T_0$  as an output), and column address 17 accesses the STOP bit.

**In the Start Address Block**, the eight starting addresses are programmed by row addresses 32–39 (row address 32 programs the 5-bit word that defines the starting address selected by a 0 on the  $A_0$ – $A_2$  inputs, row address 39 programs the word that defines the starting address selected by a 7 on the  $A_0$ – $A_2$  inputs).

**The Control Fuses (Reference Tables 2, and 6, and Figure 9)** are accessed by row address 40 and column

addresses 23–29. The functions of these fuses are described below:

- Fuse #616:** 0 = Divide-by-2 divider is not selected  
1 = Divide-by-2 divider is selected (#617 must be zero)
- Fuse #617:** 0 = Divide-by-4 divider is not selected  
1 = Divide-by-4 divider is selected (#616 must be zero)
- Fuse #618:** 0 =  $f_A$  is generated from PLL output  
1 =  $f_A = f_i$
- Fuse #619:** 0 = PLL multiplies by 10  
1 = PLL multiplies by 5
- Fuse #620:** 0 =  $f_O = f_{PLL}$  divided by 10  
1 =  $f_O = f_{PLL}$  divided by 5
- Fuse #621:** 0 = Start on rising edge of TRIG  
1 = Stop on falling edge of TRIG
- Fuse #622:** 0 = Stop on trailing edge of TRIG (polarity defined by #621)  
1 = No stop on trailing edge of TRIG

**Table 2. Clock Logic Control Fuses**

Fuse Pattern					Internal Clock		CLKOUT	
#616	#617	#618	#619	#620	$f_A$	$(f_c)$	$f_O$	
0	0	0	0	0	10	$X f_i$	1	$X f_i$
1	0	0	0	0	5	$X f_i$	1	$X f_i$
0	1	0	0	0	2.5	$X f_i$	1	$X f_i$
0	0	0	0	1	10	$X f_i$	2	$X f_i$
1	0	0	0	1	5	$X f_i$	2	$X f_i$
0	1	0	0	1	2.5	$X f_i$	2	$X f_i$
0	0	0	1	0	5	$X f_i$	0.5	$X f_i$
1	0	0	1	0	2.5	$X f_i$	0.5	$X f_i$
0	1	0	1	0	1.25	$X f_i$	0.5	$X f_i$
0	0	0	1	1	5	$X f_i$	1	$X f_i$
1	0	0	1	1	2.5	$X f_i$	1	$X f_i$
0	1	0	1	1	1.25	$X f_i$	1	$X f_i$
X	X	1	0	0	1	$X f_i$	1	$X f_i$
X	X	1	0	1	1	$X f_i$	2	$X f_i$
X	X	1	1	0	1	$X f_i$	0.5	$X f_i$
X	X	1	1	1	1	$X f_i$	1	$X f_i$
1	1	X	X	X	Illegal code			

Note:  $f_i$  is the frequency on the  $X_1$  input.




Figure 9. Clock Logic Control Fuse Locations

05280-012A




Figure 10. Programming and Verify Mode Timing

05280-013A

## Programming Procedure

The following section describes the hardware requirements for programming the PEG.

This information is supplied for the designer of programming equipment. Normally the user of a PEG will utilize commercially available programming equipment and therefore has no need to study these pages (programming equipment information can be found in Table 3).

The PEG, like all AMD bipolar PROMs and PALs®, is programmed by selectively blowing platinum-silicide fuse links, one link at a time.

The table of programming parameters specifies not only the required voltage levels, but also the delays between the various actions (rise times for T<sub>11</sub> and CLKOUT), and the length of the programming pulse t<sub>p</sub>.

During the program and verify operation, TRIG must be pulled to V<sub>OP</sub> (15 V) which disables the T<sub>0</sub>–T<sub>11</sub> and CLKOUT outputs. The fuse to be programmed (or verified) is selected by applying Row and Column addresses (see Figure 10) to T<sub>0</sub>–T<sub>10</sub>. (T<sub>0</sub> is the LSB of the Row address, T<sub>6</sub> is the LSB of the Column address). The selected fuse is programmed (blown, changed from 0 to 1) by a logic HIGH on T<sub>11</sub> and a V<sub>IHP</sub> pulse (12 V, 40–100 μs) on CLKOUT. It is common practice to verify each fuse-programming operation by three-stating the signal driving T<sub>11</sub> and then applying a LOW level to CLKOUT. A blown link is indicated by a HIGH output on T<sub>11</sub>.

Most links will open within the specified programming time. Occasionally a link might be stronger and require an additional programming pulse of longer duration (4 to 10 ms).

After the link has been verified, programming proceeds to the next link. After all links have been programmed, the entire array should be verified. An unprogrammed fuse (0) is indicated by a LOW on T<sub>11</sub>; a programmed fuse (1) by a HIGH on T<sub>11</sub>.

All unprogrammed (unblown) fuses are 0.

An unprogrammed fuse in the Next Event/Address Block generates a LOW on the outputs and a 0 as the next address. (The user can take advantage of this fact to "repair" a program error. For example: If address 31

had been left unprogrammed, any erroneously programmed location (0-3) can be moved to address 31 by programming the additional "1's" in the Next-Address field of the preceding word).

Table 3 is a list of recommended suppliers for Am2971A programming support. Each supplier is required to complete qualification by AMD to ensure high programming yields. An asterisk indicates a certified supplier (qualification complete). Consult your AMD Sales Representative to determine the current status of vendors noted as TBD or for other available models.

**Table 3. Programming Equipment Information**

Supplier and Location	Programmer Model(s)	Personality Modules	Socket Adaptors	Development Software
*Digelec, Inc. Ocean, NJ 201-493-2420	u803B	FAM 12	DA 42	—
	860	—	—	—
Stag Microsystems Santa Clara, CA 800-227-8836 800-222-7824	ZM 2200	—	—	—
Varix, Inc. Dallas, TX 214-437-0777	SP 0300	—	—	—
	GP 1140			
*AMD, Inc. Sunnyvale, CA 800-538-8450	Data I/O Model 29/B	UniPak™ 2/2B	AmPEGASUS™	AmPEGPDS
Inlab, Inc. Broomfield, CO 800-237-6759	Inlab 28	—	—	A.C.E.
Kontron, Inc. Mountain View, CA 415-965-7020	EPP80	UPM/B	—	—
Minato, KK Tokyo, Japan	TBD	TBD	TBD	—
Data I/O, Inc. Redmond, WA 206-881-6444	UniSite™ 40	—	—	—

\*Certified supplier (qualification complete).

**Table 4. Programming Procedure**

Step	Item	Description
1	Determine location of fuses which are to be blown	
2	Set TRIG = $V_{OP}$	This disables $T_0$ – $T_{11}$ as outputs and prepares the chip for programming.
3	Set CLKOUT = $V_{IHP}$	This will three-state $T_{11}$ and cause it to float up to $V_{IHP}$ .
4	Set $T_{11}$ = $V_{IHP}$ after $t_D$	This prepares $T_{11}$ to accept the programming current which will be gated through CLKOUT.
5	Set CLKOUT = $V_{IHH}$ after $t_D$ for programming time, $t_{PF}$	This gates the programming current to $T_{11}$ .
6	Set CLKOUT = $V_{IHP}$	This removes the programming current from CLKOUT.
7	Remove applied voltage from $T_{11}$	This sets up $T_{11}$ as output for Program Verification.

**Table 5. Programming Verification Procedure**

Step	Item	Description
1	Set TRIG = $V_{OP}$ after $t_D$	TRIG remains at $V_{OP}$ during the entire programming/verify cycle.
2	Set CLKOUT = $V_{ILP}$ after $t_D$	This enables $T_{11}$ as an output.
3a	Verify $T_{11}$ = $V_{OHP}$ (Note 1)	This condition occurs if programming has been successful.
3b	Verify $T_{11}$ = $V_{OLP}$ (Note 2)	This condition occurs if programming has been unsuccessful.

Notes: 1. If verify indicates programming has been successful, proceed to the next fuse and program using the programming steps of the previous table.

2. If verify indicates programming has been unsuccessful, return to the same fuse and re-attempt programming using the programming time  $t_{ps}$ .

### Table 6. JEDEC Fuse Numbers\*

Table 6. JEDEC Fuse Numbers*																														BLOCK							
FUSE																																					
COLUMN																																					
L S B	NEXT ADDRESS			M S B			L S B			CURRENT EVENT To-T <sub>11</sub>										M S B			L S B			M S B											
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29							
ROW	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	NEXT ADDRESS/ EVENT GENERATOR FUSES						
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29								
1	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47		48	49	50	51	52	53
2	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83		84	85	86	87	88	89
3	90	91	92	93	94	95	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	119		120	121	122	123	124	125
4	126	127	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143	144	145	146	147	148	149	150	151	152	153	154	155		156	157	158	159	160	161
5	162	163	164	165	166	167	168	169	170	171	172	173	174	175	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191		192	193	194	195	196	197
6	198	199	200	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227		228	229	230	231	232	233
7	234	235	236	237	238	239	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255	256	257	258	259	260	261	262	263		264	265	266	267	268	269
8	270	271	272	273	274	275	276	277	278	279	280	281	282	283	284	285	286	287	288	289	290	291	292	293	294	295	296	297	298	299		300	301	302	303	304	305
9	306	307	308	309	310	311	312	313	314	315	316	317	318	319	320	321	322	323	324	325	326	327	328	329	330	331	332	333	334	335		336	337	338	339	340	341
10	342	343	344	345	346	347	348	349	350	351	352	353	354	355	356	357	358	359	360	361	362	363	364	365	366	367	368	369	370	371		372	373	374	375	376	377
11	378	379	380	381	382	383	384	385	386	387	388	389	390	391	392	393	394	395	396	397	398	399	400	401	402	403	404	405	406	407		408	409	410	411	412	413
12	414	415	416	417	418	419	420	421	422	423	424	425	426	427	428	429	430	431	432	433	434	435	436	437	438	439	440	441	442	443		444	445	446	447	448	449
13	450	451	452	453	454	455	456	457	458	459	460	461	462	463	464	465	466	467	468	469	470	471	472	473	474	475	476	477	478	479		480	481	482	483	484	485
14	486	487	488	489	490	491	492	493	494	495	496	497	498	499	500	501	502	503	504	505	506	507	508	509	510	511	512	513	514	515		516	517	518	519	520	521
15	522	523	524	525	526	527	528	529	530	531	532	533	534	535	536	537	538	539	540	541	542	543	544	545	546	547	548	549	550	551		552	553	554	555	556	557
16	558	559	560	561	562	563	564	565	566	567	568	569	570	571	572	573	574	575	576	577	578	579	580	581	582	583	584	585	586	587		588	589	590	591	592	593
17	594	595	596	597	598	599	600	601	602	603	604	605	606	607	608	609	610	611	612	613	614	615	616	617	618	619	620	621	622	623		624	625	626	627	628	629
18	630	631	632	633	634	635	636	637	638	639	640	641	642	643	644	645	646	647	648	649	650	651	652	653	654	655	656	657	658	659		660	661	662	663	664	665
19	666	667	668	669	670	671	672	673	674	675	676	677	678	679	680	681	682	683	684	685	686	687	688	689	690	691	692	693	694	695		696	697	698	699	700	701
20	702	703	704	705	706	707	708	709	710	711	712	713	714	715	716	717	718	719	720	721	722	723	724	725	726	727	728	729	730	731		732	733	734	735	736	737
21	738	739	740	741	742	743	744	745	746	747	748	749	750	751	752	753	754	755	756	757	758	759	760	761	762	763	764	765	766	767		768	769	770	771	772	773
22	774	775	776	777	778	779	780	781	782	783	784	785	786	787	788	789	790	791	792	793	794	795	796	797	798	799	800	801	802	803		804	805	806	807	808	809
23	810	811	812	813	814	815	816	817	818	819	820	821	822	823	824	825	826	827	828	829	830	831	832	833	834	835	836	837	838	839		840	841	842	843	844	845
24	846	847	848	849	850	851	852	853	854	855	856	857	858	859	860	861	862	863	864	865	866	867	868	869	870	871	872	873	874	875		876	877	878	879	880	881
25	882	883	884	885	886	887	888	889	890	891	892	893	894	895	896	897	898	899	900	901	902	903	904	905	906	907	908	909	910	911		912	913	914	915	916	917
26	918	919	920	921	922	923	924	925	926	927	928	929	930	931	932	933	934	935	936	937	938	939	940	941	942	943	944	945	946	947		948	949	950	951	952	953
27	954	955	956	957	958	959	960	961	962	963	964	965	966	967	968	969	970	971	972	973	974	975	976	977	978	979	980	981	982	983		984	985	986	987	988	989
28	990	991	992	993	994	995	996	997	998	999	1000	1001	1002	1003	1004	1005	1006	1007	1008	1009	1010	1011	1012	1013	1014	1015	1016	1017	1018	1019		1020	1021	1022	1023	1024	1025
29	1026	1027	1028	1029	1030	1031	1032	1033	1034	1035	1036	1037	1038	1039	1040	1041	1042	1043	1044	1045	1046	1047	1048	1049	1050	1051	1052	1053	1054	1055		1056	1057	1058	1059	1060	1061
30	1062	1063	1064	1065	1066	1067	1068	1069	1070	1071	1072	1073	1074	1075	1076	1077	1078	1079	1080	1081	1082	1083	1084	1085	1086	1087	1088	1089	1090	1091		1092	1093	1094	1095	1096	1097
31	1098	1099	1100	1101	1102	1103	1104	1105	1106	1107	1108	1109	1110	1111	1112	1113	1114	1115	1116	1117	1118	1119	1120	1121	1122	1123	1124	1125	1126	1127	1128	1129	1130	1131	1132	1133	
32	1134	1135	1136	1137	1138	1139	1140	1141	1142	1143	1144	1145	1146	1147	1148	1149	1150	1151	1152	1153	1154	1155	1156	1157	1158	1159	1160	1161	1162	1163	1164	1165	1166	1167	1168		
33	1169	1170	1171	1172	1173	1174	1175	1176	1177	1178	1179	1180	1181	1182	1183	1184	1185	1186	1187	1188	1189	1190	1191	1192	1193	1194	1195	1196	1197	1198	1199	1200	1201	1202	1203	1204	
34	1205	1206	1207	1208	1209	1210	1211	1212	1213	1214	1215	1216	1217	1218	1219	1220	1221	1222	1223	1224	1225	1226	1227	1228	1229	1230	1231	1232	1233	1234	1235	1236	1237	1238	1239	1240	
35	1241	1242	1243	1244	1245	1246	1247	1248	1249	1250	1251	1252	1253	1254	1255	1256	1257	1258	1259	1260	1261	1262	1263	1264	1265	1266	1267	1268	1269	1270	1271	1272	1273	1274	1275	1276	
36	1277	1278	1279	1280	1281	1282	1283	1284	1285	1286	1287	1288	1289	1290	1291	1292	1293	1294	1295	1296	1297	1298	1299	1300	1301	1302	1303	1304	1305	1306	1307	1308	1309	1310	1311	1312	
37	1313	1314	1315	1316	1317	1318	1319	1320	1321	1322	1323	1324	1325	1326	1327	1328	1329	1330	1331	1332	1333	1334	1335	1336	1337	1338	1339	1340	1341	1342	1343	1344	1345	1346	1347	1348	
38	1349	1350	1351	1352	1353	1354	1355	1356	1357	1358	1359	1360	1361	1362	1363	1364	1365	1366	1367	1368	1369	1370	1371	1372	1373	1374											

\* Row and Column numerals in this table are decimal number representations of the Binary Row and Column address signals applied to  $T_5-T_0$  and  $T_{10}-T_6$  respectively to program or verify each fuse individually. In this table, the reader should not confuse the use of  $T_{10}-T_0$  as address inputs to program or verify fuses and the use of  $T_{11}-T_0$  as Timing Outputs providing 12 programmable, registered output waveforms during normal operation (the output,  $T_{11}$ , provides the fuse condition during program or verify).

\*\*\* Includes: f<sub>internal</sub> CLK, CLKOUT, TRIG Polarity and Stop Bit.

# PROGRAMMING PARAMETERS (T<sub>A</sub>, T<sub>C</sub> = +25°C)

Parameter Symbol	Parameter Description	Min.	Typ.	Max.	Unit
V <sub>IHH</sub>	Control Pin Extra HIGH Level	11	12	13	V
V <sub>OP</sub>	Program Voltage at 15–200 mA	14	15	16	V
V <sub>IHP</sub>	Input HIGH Level During Programming and Verify	2.4	5	5.5	V
V <sub>ILP</sub>	Input LOW Level During Programming and Verify	0	0.3	0.5	V
V <sub>CCP</sub>	V <sub>CC</sub> During Programming @ I <sub>CC</sub> = 250 mA	COM'L	5	5.2	V
		MIL	5	5.2	
dV <sub>T11</sub> /dt	Rate of Output Enable Voltage Change (T <sub>11</sub> Rising Edge)	20		250	V/μs
dV <sub>CLKOUT</sub> /dt	Rate of Fuse Enable Voltage Change (CLKOUT Rising Edge)	100		1000	V/μs
t <sub>P</sub>	Programming Time First Attempt, t <sub>PF</sub>	40	50	100	μs
	Programming Time Subsequent Attempts, t <sub>PS</sub>	4	5	10	ms
t <sub>D</sub>	Delays Between Various Level Changes	100	200	1000	ns
t <sub>V</sub>	Period During which Timing Output, T <sub>n</sub> is Valid for Program Verification			500	ns
V <sub>OHP</sub>	Output HIGH Level During Programming and Verify	2.5	5	5.5	V
V <sub>OLP</sub>	Output LOW Level During Programming and Verify	0	0.3	0.4	V

Note: 1. Parameters are not tested, but are guaranteed by design.

Table 7. PEG Summary

Parameter Description	Am2971A
Max. Operating Frequency	100 MHz
Max. 12-Output Skews:	
LOW-to-HIGH	2.5 ns
HIGH-to-LOW	2.5 ns
Opposite	6.5 ns
Max. Matched Output Skews: *	Down to:
LOW-to-HIGH	1.0 ns
HIGH-to-LOW	1.0 ns
Opposite	6.5 ns
I <sub>CC</sub> , Maximum	425 mA
On-Chip Crystal Oscillator	Yes
Minimum Output Resolution:	
Between Outputs	10 ns
Same Output	10 ns

\* See AC Switching Characteristics



---

## PEG SUPPORT

### AmPEGASUS

AMD's PEG Adaptor Socket and Universal Software (Am-PEGASUS) is a passive programmer adaptor socket made for use in conjunction with Data I/O Corporation's Model 29/29A/29B Universal Programmer equipped with a UniPak 2/2A/2B adaptor. This passive unit makes use of the generic 2K x 8 PROM socket by reassigning the PROM configuration into a PEG pin configuration and programming algorithm. The socket draws its power from the Model 29 and contains protective circuitry to provide additional safeguards for the UniPak. Additional information can be obtained from the AmPEGASUS User's Manual, PID# 09241A.

### AmPEGPDS

AMD's PEG Programming Development Software (Am-PEGPDS) is a software tool designed to aid the user in creating fuse map in the JEDEC standard for programming a PEG device. The main purpose of the software is to create and translate the input specification into a format that can be accepted by the programmer. The input specification is created by the designer using Am-PEGPDS as an editor. AmPEGPDS is available on a

standard 5-1/4" floppy disk, included in both of the PEG Application Kits described as follows.

### PEG Application Kits

The **PEG Starter Kit** includes:

- Am2971A PEG Data Sheet
- AmPEGPDS
- AmPEGPDS Software User's Manual
- Two PEG Unprogrammed Samples
- Applications Articles
- Am2971A Product Description

The PEG Starter Kit is available free of charge from any AMD Sales Representative.

The **PEG Design Kit** includes the **PEG Starter Kit** plus:

- AmPEGASUS Programming Adaptor Socket  
(customer to specify DIP or LCC)
- AmPEGASUS Translation Software
- AmPEGASUS User's Manual

Consult your AMD Sales Representative for pricing information on the PEG Design Kit.

---

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65 to +150°C
Ambient Temperature with Power Applied	-55 to +125°C
Supply Voltage to Ground Potential Continuous (TLL and PLL V <sub>CC</sub> )	0 to +7.0 V
DC Voltage Applied to Outputs for HIGH Output State	0 to + V <sub>CC</sub> Max.
DC Input Voltage	-0.5 to +5.5 V
DC Input Current	-18 to +5.0 mA

*Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.*

## OPERATING RANGES

### Commercial (C) Devices

Ambient Temperature (T <sub>A</sub> )	0 to +70°C
TLL and PLL Supply Voltage (V <sub>CC</sub> )	5.0 V ± 10%
Min.	4.5 V
Max.	5.5 V

### Military\* (M) Devices

Case Temperature (T <sub>C</sub> )	-55 to +125°C
TLL and PLL Supply Voltage (V <sub>CC</sub> )	5.0 V ± 10%
Min.	4.5 V
Max.	5.5 V

*Operating ranges define those limits between which the functionality of the device is guaranteed.*

*\* Military Product 100% tested at T<sub>C</sub> = +25°C, +125°C, and -55°C.*

**DC CHARACTERISTICS over COMMERCIAL operating range unless otherwise specified  
(for APL Products, Group A, Subgroups 1, 2, 3, 7, and 8 are tested unless otherwise noted)**


Parameter Symbol	Parameter Description	Test Conditions (Note 1)*	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min. I <sub>OH</sub> = -1 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min. I <sub>OL</sub> = 8 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		0.4	V
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input HIGH Voltage for all Inputs (Note 2)	2.0		V
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input LOW Voltage for all Inputs (Note 2)		0.8	V
V <sub>IHC</sub>	Input HIGH Voltage to CLK/X <sub>1</sub>	Guaranteed Input HIGH Voltage for all Inputs	3.0		V
V <sub>ILC</sub>	Input LOW Voltage to CLK/X <sub>1</sub>	Guaranteed Input LOW Voltage for all Inputs		0.8	V
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min. I <sub>IN</sub> = -18 mA (Note 2)		-1.2	V
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Min. CLK/X <sub>1</sub> V <sub>IN</sub> = 3.0 V		700	μA
		V <sub>CC</sub> = Max. A <sub>0</sub> -A <sub>2</sub> and TRIG V <sub>IN</sub> = 2.7 V		20	
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max. CLK/X <sub>1</sub> V <sub>IN</sub> = 0.5 V		-500	μA
		V <sub>CC</sub> = Max. A <sub>0</sub> -A <sub>2</sub> and TRIG V <sub>IN</sub> = 0.5 V		-250	
I <sub>I</sub>	Input Current	V <sub>CC</sub> = Min. CLK/X <sub>1</sub> V <sub>IN</sub> = 4.0 V		1.2	mA
		V <sub>CC</sub> = Max. A <sub>0</sub> -A <sub>2</sub> V <sub>IN</sub> = 5.5 V		100	
		V <sub>CC</sub> = Max. TRIG V <sub>IN</sub> = V <sub>CC</sub> - 0.5 V		100	
I <sub>sc</sub>	Output Short-Circuit Current	V <sub>CC</sub> = Max. T <sub>0</sub> -T <sub>11</sub> , CLKOUT V <sub>OUT</sub> = 0 V	-15	-100	mA
I <sub>CC</sub>	Power Supply Current	V <sub>CC</sub> = Max.		425	mA
		V <sub>CC</sub> = 5.0 V T <sub>C</sub> = 25°C (Note 4)		370	

\*Key: C = COM'L Devices  
M = MIL Devices

- Notes: 1. For conditions shown as Min. or Max., use appropriate value specified under Operating Range for the applicable device type.
2. Does not apply to CLK/X<sub>1</sub> and X<sub>2</sub>.
3. No more than one output should be shorted at a time. Duration of the short-circuit test should not exceed one second.
4. I<sub>CC</sub> varies with temperature and oscillation frequency. Worst-case I<sub>CC</sub> is at minimum temperature. Typical I<sub>CC</sub> (V<sub>CC</sub> = 5.0 V, T<sub>A</sub>, T<sub>C</sub> = +25°C) represents nominal units and is not tested. See the following graph.

---

## Typical Power Supply Current (Nominal Unit)



05280-015A

**SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, and 11 are tested unless otherwise noted)**

**Clock Control Logic: PLL Bypassed**

No.	Parameter Symbol	Parameter Description	Test Conditions*	Am2971A		Unit	
				Min.	Max.		
1	f <sub>i</sub>	Direct TTL Clock Source, Input Frequency at CLK/X <sub>1</sub> with PLL Multiplier set to "x1" (Fuse #618 = 0)	(Notes 1, 4)	C	0	100	MHz
				M	0	100	
		Crystal Clock Source (Note 6). Input Frequency at CLK/X <sub>1</sub> and X <sub>2</sub> with PLL Multiplier set to "x1" (Fuse #618 = 1)		C	0	100	
				M	0	100	
2	t <sub>RCO</sub>	Rise Time of Clock Out (CLKOUT) Signal	(Note 1)	C		10	ns
				M		10	
3	t <sub>FCO</sub>	Fall Time of Clock Out (CLKOUT) Signal	(Note 1)	C		10	ns
				M		10	
4	t <sub>RTO</sub>	Rise Time of T <sub>n</sub> Outputs	(Note 1)	C		8	ns
				M		8	
5	t <sub>FTO</sub>	Fall Time of T <sub>n</sub> Outputs	(Note 1)	C		8	ns
				M		8	
6	t <sub>SKEWLH</sub>	Skew Time between T <sub>n</sub> Outputs. All Outputs Switching ↑	C <sub>L</sub> = 50 pF (Note 5)	C		2.5	ns
				M		2.5	
6a	t <sub>SKEWHL</sub>	Skew Time between T <sub>n</sub> Outputs. All Outputs Switching ↓	C <sub>L</sub> = 50 pF (Note 5)	C		2.5	ns
				M		2.5	
7	t <sub>SKEW8</sub>	Skew Time between Matched T <sub>n</sub> Outputs. Eight Outputs Switching ↑ or ↓ (T <sub>0-3, 5, 6, 10, 11</sub> )	C <sub>L</sub> = 50 pF (Note 5)	C		2	ns
				M		2	
8	t <sub>SKEW6</sub>	Skew Time between Matched T <sub>n</sub> Outputs. Six Outputs Switching ↑ or ↓ (T <sub>1-3, 5, 10, 11</sub> )	C <sub>L</sub> = 50 pF (Note 5)	C		1.5	ns
				M		1.5	
9	t <sub>SKEW4</sub>	Skew Time between Matched T <sub>n</sub> Outputs. Four Outputs Switching ↑ or ↓ (T <sub>2, 3, 10, 11</sub> )	C <sub>L</sub> = 50 pF (Note 5)	C		1	ns
				M		1.5	
10	t <sub>SKEW</sub>	Skew Time between T <sub>n</sub> Outputs. All Outputs Switching Mixed Transition	C <sub>L</sub> = 50 pF (Note 5)	C		6.5	ns
				M		6.5	
11	t <sub>SET TCA</sub>	TRIG Active to CLK/X <sub>1</sub> ↑ Setup Time to Start an Output (T <sub>n</sub> ) Sequence		C	8		ns
				M	8		
12	t <sub>SET TCI</sub>	TRIG Inactive to CLK/X <sub>1</sub> ↑ Setup Time to Terminate an Output (T <sub>n</sub> ) Sequence		C	4		ns
				M	4		

# SWITCHING CHARACTERISTICS — Clock Control Logic: PLL Bypassed (Cont'd.)

No.	Parameter Symbol	Parameter Description	Test Conditions*	Am2971A		Unit	
				Min.	Max.		
13	t <sub>PD CTO</sub>	Propagation Delay from an Input Clock Edge (CLK/X <sub>1</sub> ) ↑ to an Active T <sub>n</sub> Output		C	10	22	ns
				M	10	22	
14	t <sub>SET AT</sub>	A <sub>0-2</sub> Inputs to TRIG ↑ Setup Time	(Note 2)	C	1		ns
				M	2		
15	t <sub>HOLD AT</sub>	A <sub>0-2</sub> Inputs to TRIG ↑ Hold Time	(Note 2)	C	8		ns
				M	8		
16	t <sub>RCVRY</sub> (Min.)	Chip Recovery/Reset Time between New (TRIG Active) Timing Sequences when Halting via STOP Bits	(Note 1)	C		2/f <sub>I</sub>	ns
				M		2/f <sub>I</sub>	
		Chip Recovery/Reset Time between New (TRIG Active) Timing Sequences when Halting via TRIG Inactive		C		2/f <sub>I</sub>	
				M		2/f <sub>I</sub>	
17	t <sub>PD TTA</sub>	Propagation Delay from TRIG Active to Start of First T <sub>n</sub> Output Signals	(Note 3)	C	18+ 1/f <sub>I</sub>	30+ 1/f <sub>I</sub>	ns
				M	18+ 1/f <sub>I</sub>	30+ 1/f <sub>I</sub>	
18	t <sub>PD TTI</sub>	Propagation Delay from TRIG Inactive to Completion of Last T <sub>n</sub> Output Signals	(Note 3)	C	14+ 1/f <sub>I</sub>	26+ 1/f <sub>I</sub>	ns
				M	14+ 1/f <sub>I</sub>	26+ 1/f <sub>I</sub>	
19	t <sub>PWH T</sub>	TRIG Input Pulse Width in HIGH State	(Note 3)	C	13		ns
				M	13		
20	t <sub>PWL T</sub>	TRIG Input Pulse Width in LOW State	(Note 3)	C	13		ns
				M	13		
21	t <sub>PRD TO</sub>	T <sub>n</sub> Output Period/Timing Resolution between T <sub>n</sub> Outputs	(Note 3)	C	1/f <sub>I</sub>		ns
				M	1/f <sub>I</sub>		

\*Key: C = COM'L Devices  
M = MIL Devices

# SWITCHING CHARACTERISTICS — Clock Control Logic: PLL Selected (Cont'd.)

No.	Parameter Symbol	Parameter Description	Test Conditions*	Am2971A		Unit	
				Min.	Max.		
1	f <sub>i</sub>	Direct TTL Clock Source. Input Frequency at CLK/X <sub>1</sub> with PLL Multiplier set to "x10" (Fuse #619 = "0")	(Notes 1, 4)	C	1	10	MHz
		M		1	10		
		Direct TTL Clock Source. Input Frequency at CLK/X <sub>1</sub> with PLL Multiplier set to "x5" (Fuse #619 = "1")		C	2	20	
		M		2	20		
		Crystal Clock Source (Note 6). Input Frequency at CLK/X <sub>1</sub> and X <sub>2</sub> with PLL Multiplier set to "x10" (Fuse #619 = "0")		C	1	10	
		M		1	10		
		Crystal Clock Source (Note 6). Input Frequency at CLK/X <sub>1</sub> and X <sub>2</sub> with PLL Multiplier set to "x5" (Fuse #619 = "1")		C	2	20	
		M		2	20		
2	t <sub>RCO</sub>	Rise Time of Clock Out (CLKOUT) Signal	(Note 1)	C		10	ns
				M		10	
3	t <sub>FCO</sub>	Fall Time of Clock Out (CLKOUT) Signal	(Note 1)	C		10	ns
				M		10	
4	t <sub>RTO</sub>	Rise Time of T <sub>n</sub> Outputs	(Note 1)	C		8	ns
				M		8	
5	t <sub>FTO</sub>	Fall Time of T <sub>n</sub> Outputs	(Note 1)	C		8	ns
				M		8	
6	t <sub>SKEWLH</sub>	Skew Time between T <sub>n</sub> Outputs. All Outputs Switching ↑	C <sub>L</sub> = 50 pF (Note 5)	C		2.5	ns
				M		2.5	
6a	t <sub>SKEWHL</sub>	Skew Time between T <sub>n</sub> Outputs. All Outputs Switching ↓	C <sub>L</sub> = 50 pF (Note 5)	C		2.5	ns
				M		2.5	
7	t <sub>SKEW8</sub>	Skew Time between Matched T <sub>n</sub> Outputs. Eight Outputs Switching ↑ or ↓ (T <sub>0-3, 5, 6, 10, 11</sub> )	C <sub>L</sub> = 50 pF (Note 5)	C		2.0	ns
				M		2.0	
8	t <sub>SKEW6</sub>	Skew Time between Matched T <sub>n</sub> Outputs. Six Outputs Switching ↑ or ↓ (T <sub>1-3, 5, 10, 11</sub> )	C <sub>L</sub> = 50 pF (Note 5)	C		1.5	ns
				M		1.5	
9	t <sub>SKEW4</sub>	Skew Time between Matched T <sub>n</sub> Outputs. Four Outputs Switching ↑ or ↓ (T <sub>2, 3, 10, 11</sub> )	C <sub>L</sub> = 50 pF (Note 5)	C		1.0	ns
				M		1.5	
10	t <sub>SKEW</sub>	Skew Time between T <sub>n</sub> Outputs. All Outputs Switching Mixed Transition	C <sub>L</sub> = 50 pF (Note 5)	C		6.5	ns
				M		6.5	

**SWITCHING CHARACTERISTICS — Clock Control Logic: PLL Selected (Cont'd.)**

No.	Parameter Symbol	Parameter Description	Test Conditions*	Am2971A		Unit
				Min.	Max.	
11	tSET TCA	TRIG Active to CLK/X <sub>1</sub> (↑) Setup Time to Start an Output (T <sub>n</sub> ) Sequence		C	8	ns
				M	8	
12	tSET TCI	TRIG Inactive to CLK/X <sub>1</sub> (↑) Setup Time to Terminate an Output (T <sub>n</sub> ) Sequence		C	4	ns
				M	4	
13a	tPD CTO	Propagation Delay from an Input Clock Edge (CLK/X <sub>1</sub> ) (↑) to an Active T <sub>n</sub> Output when "/1" has been Selected (Fuses #616 and 617 = "0")		C	10	ns
				M	10	
13b	tPD CTO	Propagation Delay from an Input Clock Edge (CLK/X <sub>1</sub> ) (↑) to an Active T <sub>n</sub> Output when "/2" has been Selected (Fuses #616 = "1" and 617 = "0")	(Note 3)	C	10+ 1/2f <sub>C</sub>	ns
				M	10+ 1/2f <sub>C</sub>	
13c	tPD CTO	Propagation Delay from an Input Clock Edge (CLK/X <sub>1</sub> ) (↑) to an Active T <sub>n</sub> Output when "/4" has been Selected (Fuses #616 = "0" and Fuse 617 = "1")	(Note 3)	C	10+ 3/4f <sub>C</sub>	ns
				M	10+ 3/4f <sub>C</sub>	
14	tSET AT	A <sub>0-2</sub> Inputs to TRIG (↑) Setup Time	(Note 2)	C	1.0	ns
				M	2.0	
15	tHOLD AT	A <sub>0-2</sub> Inputs to TRIG (↑) Hold Time	(Note 2)	C	8	ns
				M	8	
16	tRCVRY (Min.)	Chip Recovery/Reset Time between New (TRIG Active) Timing Sequence when Halting via STOP Bits	(Note 1)	C		ns
				M		
		Chip Recovery/Reset Time between New (TRIG Active) Timing Sequence when Halting via TRIG Inactive		C		
				M		
17a	tPD TTA	Propagation Delay from TRIG Active to Start of First T <sub>n</sub> Output Signal when "/1" has been Selected (Fuses #616 and 617 = "0")	(Note 3)	C	18+ 1/f <sub>C</sub>	ns
				M	18+ 1/f <sub>C</sub>	
17b	tPD TTA	Propagation Delay from TRIG Active to Start of First T <sub>n</sub> Output Signal when "/2" has been Selected (Fuse #616 = "1" and Fuse 617 = "0")	(Note 3)	C	18+ 1/2f <sub>C</sub>	ns
				M	18+ 1/2f <sub>C</sub>	



# SWITCHING CHARACTERISTICS — Clock Control Logic: PLL Selected (Cont'd.)

No.	Parameter Symbol	Parameter Description	Test Conditions*	Am2971A		Unit	
				Min.	Max.		
17c	t <sub>PD TTA</sub>	Propagation Delay from TRIG Active to Start of First T <sub>n</sub> Output Signal when "4" has been Selected (Fuse #616 = "0" and Fuse 617 = "1")	(Note 3)	C	18+ 3/4f <sub>C</sub>	28+ 3/4f <sub>C</sub>	ns
				M	18+ 3/4f <sub>C</sub>	34+ 3/4f <sub>C</sub>	
18	t <sub>PD TTI</sub>	Propagation Delay from TRIG Inactive to Completion of Last T <sub>n</sub> Output Signals	(Note 3)	C	14+ 1/f <sub>C</sub>	24+ 1/f <sub>C</sub>	ns
				M	14+ 1/f <sub>C</sub>	30+ 1/f <sub>C</sub>	
19	t <sub>PWH T</sub>	TRIG Input Pulse Width in HIGH State when "1" has been Selected (Fuses #616 and 617 = "0")	(Note 3)	C	13		ns
				M	13		
20	t <sub>PWLT</sub>	TRIG Input Pulse Width in LOW State	(Note 3)	C	13		ns
				M	13		
21	t <sub>PRD TO</sub>	T <sub>n</sub> Output Period/Timing Resolution between T <sub>n</sub> Outputs	(Note 3)	C	1/f <sub>C</sub>		ns
				M	1/f <sub>C</sub>		
22	t <sub>PD CTC</sub>	Propagation Delay from an Input Clock Edge (CLK/X <sub>1</sub> ) (↑) to an Output Clock Edge (Fuses #616 and 617 = "0")	(Note 1)	C	10	19	ns
				M	10	21	

\*Key: C = COM'L Devices  
M = MIL Devices

Notes: 1. Not production tested due to automatic test equipment limitation; guaranteed by characterization.

2. Only A<sub>2</sub> is tested.


3. Not tested; calculated from other parameters.

4. f<sub>i</sub> input clock duty cycle should be 50% ± 10%.

5. Not tested. Skew times shown each case are guaranteed by characterization for specific outputs listed with any number of outputs switching.

6. The Am2971A has a maximum operating frequency of 100 MHz with a TTL source, all outputs in use, but only nine outputs (any nine) may be programmed to switch simultaneously. If a crystal is used to clock the Am2971A, all outputs may be used, but only six outputs (any six) can be programmed to switch simultaneously.

## SWITCHING TEST CIRCUIT




### A. Outputs

05280-016A

- Notes:
1.  $C_L = 50$  pF. The load capacitance includes scope probe, wiring, and stray capacitance without the device in the test fixture.
  2.  $S_1$  and  $S_2$  are open during all DC and functional testing.
  3. During AC testing, switches are set as follows:
    - 1) For  $V_{OUT} > 1.5$  V,  $S_1$  is closed and  $S_2$  open
    - 2) For  $V_{OUT} < 1.5$  V,  $S_1$  is open and  $S_2$  closed

## SWITCHING TEST WAVEFORMS




### A. Setup, Hold, and Release Times

05280-017A


- Notes:
1. Diagram shown for HIGH data only. Output transition may be opposite sense.
  2. Cross-hatched area is don't care condition.

## SWITCHING TEST WAVEFORMS (Cont'd.)



B. Propagation Delay

05280-018A



C. Pulse Width

05280-019A

### General Test Notes

Automatic tester hardware and handler hardware add additional round-trip AC delay to test measurements. Actual propagation delay testing may incorporate a correlation factor to negate the additional delay.

Function testing is done with input LOW less than  $V_{IL}$ , and input HIGH greater than  $V_{IH}$ . A single trip point at the approximate threshold voltage is used to determine output logic level.


Some Setup and Hold tests are not performed due to tester accuracy limitation. They are guaranteed by correlation.

AC loads specified in this data sheet are used for bench testing. Programmable loads, which simulate data sheet loads, are used during automatic production testing.

## KEY TO SWITCHING WAVEFORMS


WAVEFORM	INPUTS	OUTPUTS
	Must Be Steady	Will Be Steady
	May Change from H to L	Will Be Changing from H to L
	May Change from L to H	Will Be Changing from L to H
	Don't Care Any Change Permitted	Changing State Unknown
	Does Not Apply	Center Line is High Impedence "Off" State

## SWITCHING WAVEFORMS




Rise Time/Fall Time /Skews

05280-023A




05280-022A

## INPUT/OUTPUT CIRCUIT DIAGRAMS



05280-020A



### Output Configuration for CLKOUT

05280-021A